

HT1621S/1621SG RAM Mapping 32×4 LCD Controller for I/O MCU

PATENTED PAT No.: TW 099352

Features

- Operating voltage: 2.4V~5.5V
- Built-in 32kHz RC oscillator
- External 32.768kHz crystal or 256kHz frequency source input
- Selection of 1/2 or 1/3 bias, and selection of 1/2 or 1/3 or 1/4 duty LCD applications
- Internal time base frequency sources
- Two selectable buzzer frequencies (2kHz/4kHz)
- Power down command reduces power consumption
- · Built-in time base generator and WDT
- · Time base or WDT overflow output
- 8 kinds of time base/WDT clock sources
- 32×4 LCD driver
- Built-in 32×4 bit display RAM

- 3-wire serial interface
- Internal LCD driving frequency source
- Software configuration feature
- Data mode and command mode instructions
- · R/W address auto increment
- Three data accessing modes
- · VLCD pin for adjusting LCD operating voltage
- · Package types
 - HT1621S: 44-pin LQFP and 48-pin SSOP/LQFP
 - HT1621SG: Gold bumped chip

General Description

The HT1621S is a 128 pattern (32×4), memory mapping, and multi-function LCD driver. The S/W configuration feature of the HT1621S makes it suitable for multiple LCD applications including LCD modules and display subsystems. Only three or four lines are required for the interface between the host controller and the HT1621S. The HT1621S contains a power down command to reduce power consumption.


Selection Table

HT162x	HT1620	HT1621	HT1621S	HT1622	HT16220	HT1623	HT1625	HT1626
COM	4	4	4	8	8	8	8	16
SEG	32	32	32	32	32	48	64	48
Built-in Osc.	_	√	√	√	_	√	√	√
Crystal Osc.	√	√	V	_	√	√	√	√

Rev. 1.10 1 December 11, 2019



Block Diagram




Note: \overline{CS} : Chip selection

BZ, \overline{BZ} : Tone outputs

WR, RD, DATA: Serial interface

COM0~COM3, SEG0~SEG31: LCD outputs IRQ: Time base or WDT overflow output


Pin Assignment



Rev. 1.10 2 December 11, 2019



Pad Assignment



Chip size: $1328 \times 1326 \mu m$

Pad Coordinates

Unit: µm

Pad No.	Х	Υ	Pad No.	Х	Υ
1	-577.500	300.780	26	577.500	-275.445
2	-577.500	225.780	27	577.500	-200.445
3	-577.500	150.780	28	577.500	-125.445
4	-577.500	75.780	29	577.500	-50.445
5	-577.500	0.780	30	577.500	24.555
6	-577.500	-74.220	31	577.500	99.555
7	-577.500	-149.220	32	577.500	174.555
8	-577.500	-224.220	33	577.500	249.555
9	-577.500	-299.220	34	577.500	324.555
10	-577.500	-374.220	35	577.500	399.555
11	-577.500	-457.465	36	577.500	474.555
12	-577.500	-553.370	37	577.500	549.555
13	-288.990	-576.500	38	301.020	576.500
14	-213.990	-576.500	39	226.020	576.500
15	-138.990	-576.500	40	151.020	576.500
16	-63.990	-576.500	41	76.020	576.500
17	11.010	-576.500	42	1.020	576.500


Rev. 1.10 3 December 11, 2019

 $[\]ensuremath{^{*}}$ The IC substrate should be connected to VSS in the PCB layout artwork.



Pad No.	Х	Υ	Pad No.	Х	Υ
18	86.010	-576.500	43	-73.980	576.500
19	161.010	-576.500	44	-148.980	576.500
20	236.010	-576.500	45	-223.980	576.500
21	311.010	-576.500	46	-298.980	576.500
22	374.110	-358.830	47	-373.980	576.500
23	577.500	-546.960	48	-448.980	576.500
24	577.500	-471.960	49	-523.980	576.500
25	577.500	-350.445			

Pad Assignment for COG



^{*} The IC substrate should be connected to VSS in the PCB layout artwork.

Rev. 1.10 4 December 11, 2019






Pad Dimensions for COG

lto m	Pad Number.	Si	Unit	
Item	Pad Number.	Х	Υ	Onit
Chip size	_	1328	1326	μm
Chip thickness	_	508		μm
Pad pitch	All Pad	≥75		μm
Dumn size	1~12, 24~38	54 44		μm
Bump size	13,15~22,39~50	44	54	μm
Bump Spacing	All pad	≥21		μm
Bump height	All pad	18	±3	μm

Alignment Mark Dimensions for COG



Pad Coordinates for COG

Unit: µm

No	Name	Х	Y	No	Name	Х	Υ
1	SEG1	-513.000	300.780	26	SEG26	575.000	-350.445
2	SEG0	-513.000	225.780	27	SEG25	575.000	-275.445
3	CS	-513.000	150.780	28	SEG24	575.000	-200.445
4	RD	-513.000	75.780	29	SEG23	575.000	-125.445
5	WR	-513.000	0.780	30	SEG22	575.000	-50.445
6	DATA	-513.000	-74.220	31	SEG21	575.000	24.555
7	VSS	-513.000	-149.220	32	SEG20	575.000	99.555
8	OSCO	-513.000	-224.220	33	SEG19	575.000	174.555

Rev. 1.10 5 December 11, 2019



No	Name	Х	Υ	No	Name	Х	Υ
9	OSCI	-513.000	-299.220	34	SEG18	575.000	249.555
10	VLCD	-513.000	-374.220	35	SEG17	575.000	324.555
11	VDD	-513.000	-457.465	36	SEG16	575.000	399.555
12	ĪRQ	-513.000	-553.370	37	SEG15	575.000	474.555
13	BZ	-288.990	-574.000	38	SEG14	575.000	549.555
14	ALIGN_A	-141.000	-337.000	39	SEG13	301.020	574.000
15	BZ	-213.990	-574.000	40	SEG12	226.020	574.000
16	COM0	-138.990	-574.000	41	SEG11	151.020	574.000
17	COM1	-63.990	-574.000	42	SEG10	76.020	574.000
18	COM2	11.010	-574.000	43	SEG9	1.020	574.000
19	COM3	86.010	-574.000	44	SEG8	-73.980	574.000
20	SEG31	161.010	-574.000	45	SEG7	-148.980	574.000
21	SEG30	236.010	-574.000	46	SEG6	-223.980	574.000
22	SEG29	311.010	-574.000	47	SEG5	-298.980	574.000
23	ALIGN_B	287.000	-337.000	48	SEG4	-373.980	574.000
24	SEG28	575.000	-546.960	49	SEG3	-448.980	574.000
25	SEG27	575.000	-471.960	50	SEG2	-523.980	574.000

Pad Description

Pad No.	Pad Name	I/O	Function
2, 1, 49~19	SEG0~SEG31	0	LCD segment outputs
3	CS	I	Chip selection input with pull-high resistor When the $\overline{\text{CS}}$ is logic high, the data and command read from or written to the HT1621S are disabled. The serial interface circuit is also reset. But if $\overline{\text{CS}}$ is at logic low level and is input to the $\overline{\text{CS}}$ pad, the data and command transmission between the host controller and the HT1621S are all enabled.
4	RD	I	READ clock input with pull-high resistor Data in the RAM of the HT1621S are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the DATA line. The host controller can use the next rising edge to latch the clocked out data.
5	WR	ı	WRITE clock input with pull-high resistor Data on the DATA line are latched into the HT1621S on the rising edge of the WR signal.
6	DATA	I/O	Serial data input/output with pull-high resistor
7	VSS	_	Negative power supply, ground
9	oscı	ı	The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to generate a system clock. If the system clock comes from an external clock source,
8	osco	0	the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.
10	VLCD	Ι	LCD power input
11	VDD	_	Positive power supply
12	ĪRQ	0	Time base or WDT overflow flag, NMOS open drain output
13, 14	BZ, BZ	0	2kHz or 4kHz tone frequency output pair
15~18	COM0~COM3	0	LCD common outputs



Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to V _{SS} +6.5V	Storage Temperature55°C to 150°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Courselle and	Donomoton	Test Conditions		Min	T	Mari	l lmi4
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Operating Voltage	_	_	2.4	_	5.5	V
L	Operating Current	3V	No load/LCD ON	_	150	300	μΑ
I _{DD1}	Operating Current	5V	On-chip RC oscillator	_	300	600	μA
L	Operating Current	3V	No load/LCD ON	_	60	120	μA
I _{DD2}	Operating Current	5V	Crystal oscillator	_	120	240	μA
I_{DD3}	Operating Current	3V	No load/LCD ON	_	100	200	μA
IDD3	Operating Current	5V	External clock source	_	200	400	μA
I _{STB}	Standby Current	3V	No load, Power down mode	_	0.1	1.0	μA
ISTB	Standby Current	5V	TNO load, Power down mode	_	0.3	2.0	μA
V _{IL}	Input Low Voltage		DATA, WR, CS, RD	0	_	0.6	V
VIL	Input Low Voltage	5V	DATA, WIN, CO, ND	0	_	1.0	V
V _{IH}	Input High Voltage	3V	DATA, WR, CS, RD	2.4	_	3.0	V
VIH	input riigii voitage	5V	DATA, WIN, CO, ND	4.0	_	5.0	V
I _{OL1}	DATA, BZ, BZ, IRQ	3V	V _{OL} =0.3V	6	_	_	mA
IOL1	DATA, BZ, BZ, INQ	5V	V _{OL} =0.5V	12	_	_	mA
I _{OH1}	DATA, BZ, BZ	3V	V _{OH} =2.7V	-6	_	_	mA
IOH1	DATA, BZ, BZ	5V	V _{OH} =4.5V	-12	_	_	mA
I _{OL2}	LCD Common Sink Current	3V	V _{OL} =0.3V	250	400	_	μA
IOL2	LCD Common Sink Current	5V	V _{OL} =0.5V	500	800	_	μΑ
	LCD Common Source Current	3V	V _{OH} =2.7V	-140	-230	_	μΑ
I _{OH2}	LCD Common Source Current	5V	V _{OH} =4.5V	-300	-500	_	μA
1	LCD Cogmont Sink Current	3V	V _{OL} =0.3V	250	400	_	μA
I _{OL3}	LCD Segment Sink Current	5V	V _{OL} =0.5V	500	800	_	μA
1	LCD Cogmont Course Current	3V	V _{OH} =2.7V	-140	-230	_	μA
I _{ОНЗ}	LCD Segment Source Current	5V	V _{OH} =4.5V	-300	-500	_	μA
Б	Dull high Decistor	3V	DATA, WR, CS, RD	40	100	170	kΩ
R _{PH}	Pull-high Resistor	5V	DAIA, WK, CO, KD	20	50	90	kΩ



A.C. Characteristics

Ta=25°C


0	D		Test Conditions		T		1114
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
f _{SYS1}	System Clock	3V	On-chip RC oscillator	28.8	32.0	35.2	kHz
f _{SYS2}	System Clock	_	Crystal oscillator	_	32768	_	Hz
f _{SYS3}	System Clock	_	External clock source	_	256	_	kHz
		_	On-chip RC oscillator	_	f _{SYS1} /128	_	Hz
f _{LCD}	LCD Clock	_	Crystal oscillator	_	f _{SYS2} /128	_	Hz
		_	External clock source	_	f _{SYS3} /1024	_	Hz
t _{сом}	LCD Common Period	_	n: Number of COM	_	n/f _{LCD}	_	S
£	Social Data Clask (MD nin)	3V	Duty evelo F00/	_	_	1000	kHz
f _{CLK1}	Serial Data Clock (WR pin)	5V	Duty cycle 50%	_	_	2000	kHz
£	Social Data Clask (DD nin)	3V	Duty evelo F00/	_	_	500	kHz
f _{CLK2}	Serial Data Clock (RD pin)	5V	Duty cycle 50%	_	_	1000	kHz
f	Tone Frequency (2kHz)	3V	On ohin PC appillator	1.5	2.0	2.5	kHz
f _{TONE}	Tone Frequency (4kHz)	30	On-chip RC oscillator		4.0	5.0	kHz
tcs	Serial Interface Reset Pulse Width (Figure 3)	_	CS	250	300	_	ns
		3V	Write mode	0.50	_	_	
	VR, RD Input Pulse Width Figure 1)	31	Read mode	1.00	_	_	μs
t _{CLK}		5V	Write mode	0.25	_	_	
		οv	Read mode	0.50	_	_	μs
t _r , t _f	Rise/Fall Time Serial Data Clock Width (Figure 1)	_	Co=15pF	_	50	100	ns
t _{su}	Setup Time for DATA to WR, RD Clock Width (Figure 2)	_	_	50	100	_	ns
t _h	Hold Time for DATA to WR, RD Clock Width (Figure 2)	_	_	100	200	_	ns
t _{su1}	Setup Time for CS to WR, RD Clock Width (Figure 3)	_	_	200	300	_	ns
t _{h1}	Hold Time for $\overline{\text{CS}}$ to $\overline{\text{WR}}$, $\overline{\text{RD}}$ Clock Width (Figure 3)	_	_	100	200	_	ns
t _{PD}	DATA Output Delay Time (RD Falling to DATA)	_	C ₀ =15pF t _{PD} =50% to 50%	_	100	200	ns
t _{OFF}	V _{DD} OFF Time (Figure 4)	_	V _{DD} drop down to 0V	20	_	_	ms
t _{SR}	V _{DD} Rising Slew Rate (Figure 4)	_	_	0.05	_	_	V/ms
t _{RSTD}	Delay Time after Reset (Figure 4)	_	_	1	_	_	ms

Note: 1. If the conditions of Power-on Reset timing are not satisfied in power On/Off sequence, the internal Power-on Reset (POR) circuit will not operate normally.

2. If the V_{DD} drops below the minimum voltage of operating voltage spec. during operating, the conditions of Power-on Reset timing must be satisfied also. That is, the V_{DD} must drop to 0V and keep at 0V for 20ms (min.) before rising to the normal operating voltage.

Rev. 1.10 8 December 11, 2019








Functional Description

Display Memory - RAM

The static display memory (RAM) is organized into 32×4 bits and stores the displayed data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE, and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD pattern:



System Oscillator

The HT1621S system clock is used to generate the time base/Watchdog Timer (WDT) clock frequency, LCD driving clock, and tone frequency. The source of the clock may be from an on-chip RC oscillator (32kHz), a crystal oscillator (32.768kHz), or an external 256kHz clock by the S/W setting. The configuration of the system oscillator is as shown. After the SYS DIS command is executed, the system clock will stop and the LCD bias generator will turn off. That command is, however, available only for the on-chip RC oscillator or for the crystal oscillator. Once the system clock stops, the LCD display will become blank, and the time base/WDT lose its function as well.

The LCD OFF command is used to turn the LCD bias generator off. After the LCD bias generator switches off by issuing the LCD OFF command, using the SYS DIS command reduces power consumption, serving as a system power down command. But if the external clock source is chosen as the system clock, using the SYS DIS command can neither turn the oscillator off nor carry out the power down mode. The crystal oscillator option can be applied to connect an external frequency source of 32kHz to the OSCI pin. In this case, the system fails to enter the power down mode, similar to the case in the external 256kHz clock

source operation. At the initial system power on, the HT1621S is at the SYS DIS state.

Time Base and Watchdog Timer (WDT)

The time base generator is comprised by an 8-stage count-up ripple counter and is designed to generate an accurate time base. The watch dog timer (WDT), on the other hand, is composed of an 8-stage time base generator along with a 2-stage count-up counter, and is designed to break the host controller or other subsystems from abnormal states such as unknown or unwanted jump, execution errors, etc. The WDT time-out will result in the setting of an internal WDT time-out flag. The outputs of the time base generator and of the WDT time-out flag can be connected to the $\overline{\rm IRQ}$ output by a command option. There are totally eight frequency sources available for the time base generator and the WDT clock. The frequency is calculated by the following equation.

$$f_{WDT} = \frac{32kHz}{2^n}$$


where the value of n ranges from 0 to 7 by command options. The 32kHz in the above equation indicates that the source of the system frequency is derived from a crystal oscillator of 32.768kHz, an on-chip oscillator (32kHz), or an external frequency of 256kHz.

If an external 256kHz frequency is chosen as the source of the system frequency, the frequency source is by default prescaled to 32kHz by a 3-stage prescaler. Employing both the time base generator and the WDT related commands, one should be careful since the time base generator and WDT share the same 8-stage counter. For example, invoking the WDT DIS command disables the time base generator whereas executing the WDT EN command not only enables the time base generator but activates the WDT time-out flag output (connect the WDT time-out flag to the IRQ pin). After the TIMER EN command is transferred, the WDT is disconnected from the IRO pin, and the output of the time base generator is connected to the IRQ pin. The WDT can be cleared by executing the CLR WDT command, and the contents of the time base generator is cleared by executing the CLR WDT or the CLR TIMER command. The CLR WDT or the CLR TIMER command should be executed prior to the WDT EN or the TIMER EN command respectively. Before executing the IRQ EN command the CLR WDT or CLR TIMER command should be executed first. The CLR TIMER command has to be executed before switching from the WDT mode to the time base mode. Once the WDT timeout occurs, the IRQ pin will stay at a logic low level until the CLR WDT or the IRQ DIS command is issued. After the IRQ output is disabled the IRQ pin will remain at the floating state. The IRQ output can be enabled or disabled by executing the IRQ EN or




the IRQ DIS command, respectively. The IRQ EN makes the output of the time base generator or of the WDT time-out flag appear on the $\overline{\rm IRQ}$ pin. The configuration of the time base generator along with the WDT are as shown. In the case of on-chip RC oscillator or crystal oscillator, the power down mode can reduce power consumption since the oscillator can be turned on or off by the corresponding system commands. At the power down mode the time base/WDT loses all its functions.

On the other hand, if an external clock is selected as the source of system frequency the SYS DIS command turns out invalid and the power down mode fails to be carried out. That is, after the external clock source is selected, the HT1621S will continue working until system power fails or the external clock source is removed. After the system power on, the IRQ will be disabled.



System Oscillator Configuration



Timer and WDT Configurations

Tone Output

A simple tone generator is implemented in the HT1621S. The tone generator can output a pair of differential driving signals on the BZ and \overline{BZ} , which are used to generate a single tone. By executing the TONE4K and TONE2K commands there are two tone frequency outputs selectable. The TONE4K and TONE2K commands set the tone frequency to 4kHz and 2kHz, respectively. The tone output can be turned on or off by invoking the TONE ON or the TONE OFF command. The tone outputs, namely BZ and \overline{BZ} , are a pair of differential driving outputs used to drive a piezo buzzer. Once the system is disabled or the tone output is inhibited, the BZ and the \overline{BZ} outputs will remain at low level.

LCD Driver

The HT1621S is a 128 (32×4) pattern LCD driver. It can be configured as 1/2 or 1/3 bias and 2 or 3 or 4 commons of LCD driver by the S/W configuration. This feature makes the HT1621S suitable for multiply LCD applications. The LCD driving clock is derived from the system clock. It is a 32.768kHz crystal oscillator frequency, an on-chip RC oscillator frequency, or an external frequency. The LCD corresponding commands are summarized in the table.

The bold form of 1 0 0, namely 1 0 0, indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command, will be omitted. The LCD OFF command turns the LCD display off by disabling the LCD bias generator. The LCD ON command, on the other hand, turns the LCD display on by enabling the LCD bias generator. The BIAS and COM are the LCD panel

Rev. 1.10 11 December 11, 2019



related commands. Using the LCD related commands, the HT1621S can be compatible with most types of LCD panels.

Name	Command Code	Function
LCD OFF	100 00000010X	Turn off LCD outputs
LCD ON	100 00000011X	Turn on LCD outputs
BIAS & COM	100 0010abXcX	c=0: 1/2 bias option c=1: 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option

Command Format

The HT1621S can be configured by the S/W setting. There are two mode commands to configure the HT1621S resources and to transfer the LCD display data. The configuration mode of the HT1621S is called command mode, and its command mode ID is 1 0 0. The command mode consists of a system configuration command, a system frequency selection command, a LCD configuration command, a tone frequency selection command, a timer/WDT setting command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations. The following are the data mode IDs and the command mode ID:

Operation	Mode	ID
Read	Data	110
Write	Data	101
Read-Modify-Write	Data	101
Command	Command	100

The mode command should be issued before the data or command is transferred. If successive commands have been issued, the command mode ID, namely $1\ 0\ 0$, can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the \overline{CS} pin should be set to "1" and the previous operation mode will be reset also. Once the \overline{CS} pin returns to "0" a new operation mode ID should be issued first.

Interfacing

Only four lines are required to interface with the HT1621S. The CS line is used to initialize the serial interface circuit and to terminate the communication between the host controller and the HT1621S. If the $\overline{\text{CS}}$ pin is set to 1, the data and command issued between the host controller and the HT1621S are first disabled and then initialized. Before issuing a mode command or mode switching, a high level pulse is required to initialize the serial interface of the HT1621S. The DATA line is the serial data input/ output line. Data to be read or written or commands to be written have to be passed through the DATA line. The RD line is the READ clock input. Data in the RAM are clocked out on the falling edge of the RD signal, and the clocked out data will then appear on the DATA line. It is recommended that the host controller read in correct data during the interval between the rising edge and the next falling edge of the RD signal. The WR line is the WRITE clock input. The data, address, and command on the DATA line are all clocked into the HT1621S on the rising edge of the \overline{WR} signal. There is an optional \overline{IRQ} line to be used as an interface between the host controller and the HT1621S. The IRQ pin can be selected as a timer output or a WDT overflow flag output by the S/ W setting. The host controller can perform the time base or the WDT function by being connected with the IRQ pin of the HT1621S.


Crystal Selection

A 32768Hz crystal can be directly connected to the HT1621S via OSCI and OSCO. In order to obtain the correct frequency, two additional load capacities (C1, C2) are needed. The value of the capacity depends on how accurate the crystal is. We suggest that you can follow the table, which suggests the value of capacities. The table illustrates the suggestion value of capacities (C1, C2).


Crystal Error	Capacity Value
±10ppm	0~10p
10~20ppm	10~20p



Timing Diagrams








Note: It is recommended that the host controller should read in the data from the DATA line between the rising edge of the \overline{RD} line and the falling edge of the next \overline{RD} line.



Application Circuits

Host Controller with an HT1621S Display System



Note: The connection of \overline{IRQ} and \overline{RD} pin can be selected depending on the requirement of the MCU.

The voltage applied to V_{LCD} pin must be equal to or lower than V_{DD} .

Adjust VR to fit user's LCD panel display voltage (V_{LCD})

Adjust R (external pull-high resistance) to fit user's time base clock.

In order to obtain the correct frequency, two additional load capacities (C1, C2) are needed. The value of the capacity depends on how accurate the crystal is. We suggest that you can follow the table, which suggests the value of capacities.

The table illustrates the suggestion value of capacities (C1,C2)

Crystal Error	Capacity Value
±10ppm	0~10p
10~20ppm	10~20p

Command Summary

Name	ID	Command Code	D/C	Function	Def.
READ	110	A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY-WRITE	101	A5A4A3A2A1A0D0D1D2D3	D	READ and WRITE to the RAM	
SYS DIS	1 0 0	0000-0000-X	C Turn off both system oscillator and LCD bia generator		Yes
SYS EN	100	0000-0001-X	С	C Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	C Turn off LCD bias generator	
LCD ON	100	0000-0011-X	С	C Turn on LCD bias generator	
TIMER DIS	100	0000-0100-X	С	C Disable time base output	
WDT DIS	100	0000-0101-X	C Disable WDT time-out flag output		
TIMER EN	100	0000-0110-X	С	C Enable time base output	
WDT EN	100	0000-0111-X	С	C Enable WDT time-out flag output	

Rev. 1.10 15 December 11, 2019



Name	ID	Command Code	D/C	Function	Def.
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
TONE ON	100	0000-1001-X	С	Turn on tone outputs	
CLR TIMER	100	0000-11XX-X	С	Clear the contents of time base generator	
CLR WDT	100	0000-111X-X	С	Clear the contents of WDT stage	
XTAL 32K	100	0001-01XX-X	С	System clock source, crystal oscillator	
RC 32K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT 256K	100	0001-11XX-X	С	System clock source, external clock source	
BIAS 1/2	100	0010-abX0-X	С	LCD 1/2 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
BIAS 1/3	100	0010-abX1-X	С	LCD 1/3 bias option ab=00: 2 commons option ab=01: 3 commons option ab=10: 4 commons option	
TONE 4K	100	010X-XXXX-X	С	Tone frequency, 4kHz	
TONE 2K	100	011X-XXXX-X	С	Tone frequency, 2kHz	
IRQ DIS	100	100X-0XXX-X	С	Disable IRQ output	Yes
IRQ EN	100	100X-1XXX-X	С	Enable IRQ output	
F1	1 0 0	101X-X000-X	С	C Time base/WDT clock output:1Hz The WDT time-out flag after: 4s	
F2	100	101X-X001-X	С	C Time base/WDT clock output:2Hz The WDT time-out flag after: 2s	
F4	100	101X-X010-X	С	Time base/WDT clock output:4Hz The WDT time-out flag after: 1s	
F8	100	101X-X011-X	С	Time base/WDT clock output:8Hz The WDT time-out flag after: 1/2s	
F16	100	101X-X100-X	С	Time base/WDT clock output:16Hz The WDT time-out flag after: 1/4s	
F32	100	101X-X101-X	С	Time I are MAIDT als als automat 0011-	
F64	100	101X-X110-X	С	Time base/WDT clock output:64Hz The WDT time-out flag after: 1/16s	
F128	100	101X-X111-X	С	Time base/WDT clock output:128Hz The WDT time-out flag after: 1/32s	Yes
TEST	100	1110-0000-X	С	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Note: X: Don't care

A5~A0: RAM addresses D3~D0: RAM data

D/C: Data/command mode
Def.: Power on reset default

All the bold forms, namely 1 1 0, 1 0 1, and 1 0 0, are mode commands. Of these, 1 0 0 indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base/WDT clock frequency can be derived from an on-chip 32kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 256kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1621S after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1621S.



Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information

Rev. 1.10 17 December 11, 2019



44-pin LQFP (10mm×10mm) (FP2.0mm) Outline Dimensions




Symbol	Dimensions in inch			
	Min.	Nom.	Max.	
A	_	0.472 BSC	_	
В	_	0.394 BSC	_	
С	_	0.472 BSC	_	
D	_	0.394 BSC	_	
E	_	0.032 BSC	_	
F	0.012	0.015	0.018	
G	0.053	0.055	0.057	
Н	_	_	0.063	
I	0.002	_	0.006	
J	0.018	0.024	0.030	
K	0.004	_	0.008	
α	0°	_	7°	


Symbol	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	_	12.00 BSC	_	
В	_	10.00 BSC	_	
С	_	12.00 BSC	_	
D	_	10.00 BSC	_	
E	_	0.80 BSC	_	
F	0.30	0.37	0.45	
G	1.35	1.40	1.45	
Н	_	_	1.60	
I	0.05	_	0.15	
J	0.45	0.60	0.75	
K	0.09	_	0.20	
α	0°	_	7°	

Rev. 1.10 18 December 11, 2019



48-pin SSOP (300mil) Outline Dimensions








O. mah al	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	0.395	_	0.420	
В	0.291	0.295	0.299	
С	0.008	_	0.014	
C'	0.620	0.625	0.630	
D	0.095	0.102	0.110	
E	_	0.025 BSC	_	
F	0.008	0.012	0.016	
G	0.020	_	0.040	
Н	0.005	_	0.010	
а	0°	_	8°	

Comple of	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	10.03	_	10.67	
В	7.39	7.49	7.59	
С	0.20	_	0.34	
C'	15.75	15.88	16.00	
D	2.41	2.59	2.79	
E	_	0.635 BSC	_	
F	0.20	0.30	0.41	
G	0.51	_	1.02	
Н	0.13	_	0.25	
а	0°	_	8°	

Rev. 1.10 December 11, 2019



48-pin LQFP (7mm×7mm) Outline Dimensions



Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	_	0.354 BSC	_	
В	_	0.276 BSC	_	
С	_	0.354 BSC	_	
D	_	0.276 BSC	_	
Е	_	0.020 BSC	_	
F	0.007	0.009	0.011	
G	0.053	0.055	0.057	
Н	_	_	0.063	
I	0.002	_	0.006	
J	0.018	0.024	0.030	
K	0.004	_	0.008	
α	0°	_	7°	

Cymphal	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	_	9.00 BSC	_	
В	_	7.00 BSC	_	
С	_	9.00 BSC	_	
D	_	7.00 BSC	_	
E	_	0.50 BSC	_	
F	0.17	0.22	0.27	
G	1.35	1.40	1.45	
Н	_	_	1.60	
I	0.05	_	0.15	
J	0.45	0.60	0.75	
K	0.09	_	0.20	
α	0°	_	7°	

Rev. 1.10 20 December 11, 2019



Copyright® 2019 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification.

Rev. 1.10 21 December 11, 2019