

RAM Mapping 64×8 LCD Controller for I/O MCU

PATENTED PAT No. : TW 099352

Features

- Operating voltage: 2.7V~5.2V
- Built-in RC oscillator
- External 32.768kHz crystal or 32kHz frequency source input
- 1/4 bias, 1/8 duty, frame frequency is 64Hz
- Max. 64×8 patterns, 8 commons, 64 segments
- Built-in internal resistor type bias generator
- 3-wire serial interface
- 8 kinds of time base or WDT selection
- Time base or WDT overflow output

- Built-in LCD display RAM
- R/W address auto increment
- Two selectable buzzer frequencies (2kHz or 4kHz)

HT1625

- · Power down command reduces power consumption
- Software configuration feature
- Data mode and Command mode instructions
- Three data accessing modes
- VLCD pin to adjust LCD operating voltage
- 100-pin LQFP package

General Description

HT1625 is a peripheral device specially designed for I/O type MCU used to expand the display capability. The max. display segment of the device are 512 patterns (64×8). It also supports serial interface, buzzer sound, Watchdog Timer or time base timer functions. The HT1625 is a memory mapping and multi-function LCD controller. The software configuration feature of the


HT1625 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only three lines are required for the interface between the host controller and the HT1625. The HT162X series have many kinds of products that match various applications.

Selection Table


HT162X	HT1620	HT1621	HT1622	HT16220	HT1623	HT1625	HT1626
СОМ	4	4	8	8	8	8	16
SEG	32	32	32	32	48	64	48
Built-in Osc.		\checkmark	\checkmark		\checkmark	\checkmark	
Crystal Osc.	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	



Block Diagram




Pin Assignment





Pad Assignment



Chip size: 118 \times 128 $(mil)^2$

* The IC substrate should be connected to VDD in the PCB layout artwork.



HT1625

Pad Coordinates

es				Unit: μr
Х	Y	Pad No.	Х	Y
-1399.087	1514.994	45	1396.978	-1327.281
-1399.087	1415.973	46	1396.978	-1228.182
-1399.087	1316.263	47	1396.978	-1082.807
-1399.087	1140.800	48	1396.978	-983.707
-1399.087	876.062	49	1396.978	-798.327
-1399.087	684.333	50	1396.978	-699.227
-1399.087	585.273	51	1396.978	-513.846
-1399.087	486.214	52	1396.978	-414.747
-1399.087	387.114	53	1396.978	-229.367
-1400.132	237.773	54	1396.978	-130.266
-1400.132	87.535	55	1396.978	55.114
-1400.132	-53.536	56	1396.978	154.214
-1400.132	-152.637	57	1396.978	339.594
-1400.132	-251.656	58	1396.978	438.693
		59	1396.978	624.073
		60	1396.978	723.173
		61		908.553
	-647.896	62	1396.978	1007.654
	-1401.530	63	1396.978	1193.033
		64	1396.978	1292.134
		65	1364.057	1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
		73		1521.618
		74	188.852	1521.618
		75		1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
				1521.618
		07	-1090.907	1321.010
	-1399.087 -1399.087 -1399.087 -1399.087 -1399.087 -1399.087 -1399.087 -1399.087 -1399.087 -1399.087 -1400.132 -1400.132 -1400.132 -1400.132	-1399.0871514.994-1399.0871415.973-1399.0871316.263-1399.0871140.800-1399.087876.062-1399.087684.333-1399.087585.273-1399.087387.114-1400.132237.773-1400.13287.535-1400.132-53.536-1400.132-53.536-1400.132-251.656-1400.132-251.656-1400.132-251.656-1400.132-449.776-1400.132-548.878-1400.132-647.896-1400.132-1523.957-1056.513-1523.957-1056.513-1523.957-957.411-1523.957-957.411-1523.957-561.172-1523.957-660.272-1523.957-660.272-1523.957-661.922-1523.957-65.912-1523.957-65.912-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-363.052-1523.957-132.995-1523.957-132.995<	-1399.087 1514.994 45 -1399.087 1415.973 46 -1399.087 1140.800 48 -1399.087 876.062 49 -1399.087 876.062 49 -1399.087 684.333 50 -1399.087 686.214 52 -1399.087 486.214 52 -1399.087 387.114 53 -1400.132 277.73 54 -1400.132 -53.536 56 -1400.132 -53.536 56 -1400.132 -53.536 58 -1400.132 -548.878 61 -1400.132 -548.878 61 -1400.132 -548.878 61 -1400.132 -548.957 66 -1400.132 -548.957 66 -1400.132 -1523.957 66 -1400.132 -1401.530 63 -1254.633 -1523.957 66 -1400.132 -1401.530 63 -1523.957 66 -1400.132 -1401.530 63 -1523.957 66 -957.411 -1523.957 67 -858.392 -1523.957 72 -363.052 -1523.957 73 -264.033 -1523.957 76 33.188 -1523.957 76 33.188 -1523.957 80 429.159 -1523.957 81 614.539 -1523.957 81 614.539 -1523.957 81 614.5	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$



Pad Description

Pad No.	Pad Name	I/O	Description
1	RD	I	READ clock input with pull-high resistor. Data in the RAM of the HT1625 are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the data line. The host controller can use the next rising edge to latch the clocked out data.
2	WR	I	WRITE clock input with pull-high resistor. Data on the DATA line are latched into the HT1625 on the rising edge of the $\overline{\rm WR}$ signal.
3	DATA	I/O	Serial data input or output with pull-high resistor
4	VSS	—	Negative power supply, ground
5	OSCI	I	The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to
6	OSCO	ο	generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected instead, the OSCI and OSCO pads can be left open.
7	VDD	_	Positive power supply
8	VLCD	I	LCD operating voltage input pad.
9	ĪRQ	0	Time base or Watchdog Timer overflow flag, NMOS open drain output
10, 11	BZ, BZ	0	2kHz or 4kHz tone frequency output pair
12~14	T1~T3	Т	Not connected
15~22	COM0~COM7	0	LCD common outputs
23~86	SEG0~SEG63	0	LCD segment outputs
87	CS	I	Chip selection input with pull-high resistor. When the \overline{CS} is logic high, the data and command read from or write to the HT1625 are disabled. The serial interface circuit is also reset. But if the \overline{CS} is at logic low level and is input to the \overline{CS} pad, the data and command transmission between the host controller and the HT1625 are all enabled.

Absolute Maximum Ratings

Supply Voltage0.3V to 5.5V	Storage Temperature50°C to 125°C
Input VoltageV_{SS}=0.3V to V_{DD}+0.3V	Operating Temperature25°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



Ta=25°C

D.C. Characteristics

	_	Test Conditions					
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	2.7	_	5.2	V
1			No load or LCD ON	_	155	310	μA
I _{DD1}	Operating Current	5V	On-chip RC oscillator		260	420	μA
1		3V	No load or LCD ON		150	310	μA
I _{DD2}	Operating Current	5V	Crystal oscillator		250	420	μA
1	On continue Comment	3V	No load or LCD OFF		8	30	μA
I _{DD11}	Operating Current	5V	On-chip RC oscillator	_	20	60	μA
1	Operating Current	3V	No load or LCD OFF			20	μA
I _{DD22}	Operating Current	5V	Crystal oscillator		_	35	μA
1	Chandless Osument	3V	No lood, Down down roads		1	12	μA
I _{STB}	Standby Current	5V	No load, Power down mode		2	24	μA
V		3V		0	_	0.6	V
V _{IL}	Input Low Voltage	5V	DATA, WR, CS, RD	0	_	1.0	V
V	Land I Pak Mallana	3V		2.4	_	3	V
V _{IH}	Input High Voltage	5V	DATA, WR, CS, RD	4.0	_	5	V
1		3V	V _{OL} =0.3V	0.9	1.8	_	mA
I _{OL1}	BZ, BZ, IRQ	5V	V _{OL} =0.5V	1.7	3	_	mA
1	BZ, BZ	3V	V _{OH} =2.7V	-0.9	-1.8	_	mA
I _{OH1}	BZ, BZ	5V	V _{OH} =4.5V	-1.7	-3		mA
1	DATA	3V	V _{OL} =0.3V	0.9	1.8	_	mA
I _{OL1}	DATA	5V	V _{OL} =0.5V	1.7	3		mA
1	DATA	3V	V _{OH} =2.7V	-0.9	-1.8		mA
I _{OH1}	DATA	5V	V _{OH} =4.5V	-1.7	-3		mA
1	LCD Common Sink Current	3V	V _{OL} =0.3V	80	160	_	μA
I _{OL2}	LCD Common Sink Current	5V	V _{OL} =0.5V	180	360		μA
1		3V	V _{OH} =2.7V	-40	-80		μA
I _{OH2}	LCD Common Source Current	5V	V _{OH} =4.5V	-90	-180		μA
	LCD Sogmont Sink Comment	3V	V _{OL} =0.3V	50	100		μA
I _{OL3}	LCD Segment Sink Current	5V	V _{OL} =0.5V	120	240		μA
	LCD Segment Service Current	3V	V _{OH} =2.7V	-30	-60	_	μA
I _{OH3}	LCD Segment Source Current	5V	V _{OH} =4.5V	-70	-140	_	μA
D	Dull high Desister	3V	DATA, WR, CS, RD	100	200	300	kΩ
R _{PH}	Pull-high Resistor	5V	DATA, WK, CS, KD	50	100	150	kΩ

A.C. Characteristics

Ta=25°C


Symbol	Parameter		Test Conditions	Min	Тур.	Max	Unit
			Conditions	Min.		Max.	
f _{SYS1}	System Clock	5V	On-chip RC oscillator	24	32	40	kHz
f _{SYS2}	System Clock	_	External clock source	_	32	_	kHz
f _{LCD1}	LCD Frame Frequency	5V	On-chip RC oscillator	48	64	80	Hz
f _{LCD2}	LCD Frame Frequency		External clock source	_	64		Hz



Symbol	Parameter		Test Conditions	Min.	True	Maria	Unit	
Symbol	Parameter	V _{DD} Conditions			Тур.	Max.	Unit	
t _{COM}	LCD Common Period		n: Number of COM	_	n/f _{LCD}	_	sec	
f		3V	Duty avala 50%	4		150	kHz	
f _{CLK1}	Serial Data Clock (WR Pin)	5V	Duty cycle 50%	4	_	300	kHz	
f _{CLK2}	Seriel Data Cleak (DD Din)	3V	Duty avala 50%	_	—	75	kHz	
ICLK2	Serial Data Clock (RD Pin)	5V	Duty cycle 50%			150	kHz	
t _{CS}	Serial Interface Reset Pulse Width (Figure 3)		CS	700	800	_	ns	
		3V	Write mode	3.34	—	125		
t	WR, RD Input Pulse Width	3V	Read mode	6.67	—	_	μs	
t _{CLK}	(Figure 1)	5V	Write mode	1.67	—	125		
			Read mode	3.34	—		μS	
t _r , t _f	Rise or Fall Time Serial Data Clock Width (Figure 1)				120	160	ns	
t _{su}	Setup Time for DATA to \overline{WR} , \overline{RD} Clock Width (Figure 2)		_	60	120	_	ns	
t _h	Hold Time for DATA to \overline{WR} , \overline{RD} Clock Width (Figure 2)	_	_	700	800		ns	
t _{su1}	Setup Time for CS to \overline{WR} , \overline{RD} Clock Width (Figure 3)	_	_	500	600	_	ns	
t _{h1}	Hold Time for CS to \overline{WR} , \overline{RD} Clock Width (Figure 3)		_	700	800	_	ns	
f	Tone Frequency (2KHz)	5V	On shin DC assillator	1.5	2.0	2.5	kHz	
f _{tone}	Tone Frequency (4KHz)		On-chip RC oscillator	3.0	4.0	5.0	kHz	
t _{OFF}	V _{DD} OFF Times (Figure 4)		VDD drop down to 0V	20	—	_	ms	
t _{SR}	V _{DD} Rising Slew Rate (Figure 4)		—	0.05	—	_	V/ms	
t _{RSTD}	Delay Time after Reset (Figure 4)		_	1		_	ms	

Note: 1. If the conditions of Power-on Reset timing are not satisfied in power On/Off sequence, the internal Power-on Reset (POR) circuit will not operate normally.

2. If the VDD drops below the minimum voltage of operating voltage spec. during operating, the conditions of Power-on Reset timing must be satisfied also. That is, the VDD must drop to 0V and keep at 0V for 20ms (min.) before rising to the normal operating voltage.





Functional Description

Display Memory – RAM Structure

The static display RAM is organized into 128×4 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.

Time Base and Watchdog Timer - WDT

The time base generator and WDT share the same divided (/256) counter. TIMER DIS/EN/CLR

, WDT DIS/EN/CLR and \overline{IRQ} EN/DIS are independent from each other. Once the WDT time-out occurs, the \overline{IRQ} pin will remain at logic low level until the CLR WDT or the \overline{IRQ} DIS command is issued.


If an external clock is selected as the source of system frequency, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed.

Buzzer Tone Output

A simple tone generator is implemented in the HT1625. The tone generator can output a pair of differential driving signals on the BZ and $\overline{\text{BZ}}$ which are used to generate a single tone.

Command Format

The HT1625 can be configured by the software setting. There are two mode commands to configure the HT1625 resource and to transfer the LCD display data.



Timer and WDT Configurations



The following are the data mode ID and the command mode ID:


Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100

If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the $\overline{\text{CS}}$ pin should be set to "1" and the previous operation mode will be reset also. The $\overline{\text{CS}}$ pin returns to "0", a new operation mode ID should be issued first.


Name	Command Code	Function
TONE OFF	0000-1000-X	Turn-off tone output
TONE 4K	010X-XXXX-X	Turn-on tone output, tone frequency is 4kHz
TONE 2K	0110-XXXX-X	Turn-on tone output, tone frequency is 2kHz

Timing Diagrams

READ Mode (Command Code : 1 1 0)



READ Mode (Successive Address Reading)




9




HT1625


WRITE Mode (Command Code : 1 0 1)




WRITE Mode (Successive Address Writing)



READ-MODIFY-WRITE Mode (Command Code : 1 0 1)




READ-MODIFY-WRITE Mode (Successive Address Accessing)





HT1625


Command Mode (Command Code : 1 0 0)







Application Circuits



Note: The connection of IRQ and RD pin can be selected depending on the requirement of the MCU.
The voltage applied to V_{LCD} pin must be equal to or lower than V_{DD}.
Adjust VR to fit user's LCD panel display voltage (V_{LCD}).
Adjust R (external Pull-high resistance) to fit user's time base clock.

Name	ID	Command Code	D/C	Function	Def.
READ	110	A6A5A4A3A2A1A0D0D1D2D3	D	Read data from the RAM	
WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	Write data to the RAM	
READ-MODIFY- WRITE	101	A6A5A4A3A2A1A0D0D1D2D3	D	Read and Write data to the RAM	
SYS DIS	100	0000-0000-X	с	Turn off both system oscillator and LCD bias generator	Yes
SYS EN	100	0000-0001-X	С	Turn on system oscillator	
LCD OFF	100	0000-0010-X	С	Turn off LCD display	Yes
LCD ON	100	0000-0011-X	С	Turn on LCD display	
TIMER DIS	100	0000-0100-X	С	Disable time base output	Yes
WDT DIS	100	0000-0101-X	С	Disable WDT time-out flag output	Yes
TIMER EN	100	0000-0110-X	С	Enable time base output	
WDT EN	100	0000-0111-X	С	Enable WDT time-out flag output	
TONE OFF	100	0000-1000-X	С	Turn off tone outputs	Yes
CLR TIMER	100	0000-1101-X	С	Clear the contents of the time base generator	
CLR WDT	100	0000-1111-X	С	Clear the contents of the WDT stage	
RC 32K	100	0001-10XX-X	С	System clock source, on-chip RC oscillator	Yes
EXT (XTAL) 32K	100	0001-11XX-X	С	System clock source, external 32kHz clock source or crystal oscillator 32.768kHz	

Instruction Set Summary



Name	ID	Command Code	D/C	Function	Def.
TONE 4K	100	010X-XXXX-X	С	Tone frequency output: 4kHz	
TONE 2K	100	0110-XXXX-X	С	Tone frequency output: 2kHz	
IRQ DIS	100	100X-0XXX-X	С	Disable IRQ output	Yes
IRQ EN	100	100X-1XXX-X	С	Enable IRQ output	
F1	100	101X-0000-X	С	Time base clock output: 1Hz The WDT time-out flag after: 4s	
F2	100	101X-0001-X	С	Time base clock output: 2Hz The WDT time-out flag after: 2s	
F4	100	101X-0010-X	с	Time base clock output: 4Hz The WDT time-out flag after: 1s	
F8	100	101X-0011-X	С	Time base clock output: 8Hz The WDT time-out flag after: 1/2s	
F16	100	101X-0100-X	С	Time base clock output: 16Hz The WDT time-out flag after: 1/4s	
F32	100	101X-0101-X	С	Time base clock output: 32Hz The WDT time-out flag after: 1/8s	
F64	100	101X-0110-X	С	Time base clock output: 64Hz The WDT time-out flag after: 1/16s	
F128	100	101X-0111-X	С	Time base clock output: 128Hz The WDT time-out flag after: 1/32s	
TEST	100	1110-0000-X	С	Test mode, user don't use.	
NORMAL	100	1110-0011-X	С	Normal mode	Yes

Note: X : Don't care

A6~A0 : RAM address

D3~D0 : RAM data

D/C : Data/Command mode

Def. : Power on reset default

All the bold forms, namely **1 1 0**, **1 0 1**, and **1 0 0**, are mode commands. Of these, **1 0 0** indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The source of the tone frequency and of the time base or WDT clock frequency can be derived from an on-chip 32kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1625 after power on reset, for power on reset may fail, which in turn leads to the malfunctioning of the HT1625.



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Further Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- Packing Meterials Information
- Carton information



100-pin LQFP (14mm×14mm) Outline Dimensions



Symbol	Dimensions in inch					
Symbol	Min.	Nom.	Max.			
А		0.630 BSC				
В		0.551 BSC	—			
С	_	0.630 BSC	—			
D		0.551 BSC				
E		0.020 BSC				
F	0.007	0.009	0.011			
G	0.053	0.055	0.057			
Н	—	_	0.063			
I	0.002	_	0.006			
J	0.018	0.024	0.030			
К	0.004		0.008			
α	0°		7 °			

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	_	16 BSC	_
В	_	14 BSC	_
С		16 BSC	_
D	_	14 BSC	_
E	_	0.50 BSC	_
F	0.17	0.22	0.27
G	1.35	1.40	1.45
Н	_	—	1.60
I	0.05	—	0.15
J	0.45	0.60	0.75
К	0.09	—	0.20
α	0°		7 °



Copyright © 2014 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification.