

BAT32A239 Datasheet

Ultra-low power 32-bit microcontroller based on ARM® Cortex-M0®+

Built-in 256K bytes Flash, rich analog functions, timers and various communication interfaces

V1.0.3

Please note the following CMS IP policy

*Zhongwei Semiconductor (Shenzhen) Co., Ltd. (hereinafter referred to as the Company) has applied for a patent and enjoys absolute legal rights and interests. The patent rights related to the Company's MCUs or other products have not been authorized to be licensed, and any company, organization or individual who infringes the Company's patent rights through improper means will take all possible legal actions to curb the infringer's improper infringement and recover the losses suffered by the Company as a result of the infringement or the illegal benefits obtained by the infringer.

*The name and logo of Zhongwei Semiconductor (Shenzhen) Co., Ltd. are registered trademarks of the Company.

*The Company reserves the right to further explain the reliability, functionality and design improvements of the products in the data sheet. However, the Company is not responsible for the use of the Specification Contents. The applications mentioned herein are for illustrative purposes only and the Company does not warrant and does not represent that these applications can be applied without further modification, nor does it recommend that its products be used in places that may cause harm to persons due to malfunction or other reasons. The Company's products are not licensed for lifesaving, life-sustaining devices or systems as critical devices.



Function

- Ultra-low power operating environment:
 - Supply voltage range: 2.0V to 5.5V
 - Temperature range: -40°C to 125°C
 - Low power modes: sleep mode, deep sleep mode
 - Operating power consumption: 120uA/MHz @64MHz
 - Power consumption in deep sleep mode: 0.8uA
 - Deep sleep mode +32.768K + RTC operation: 1.2uA

• Kernel:

- ARM®32-bitCortex®-M0+ CPU
- ➢ Operating frequency: 32KHz to 64MHz

• Memory:

- 256KB Flash memory, program shared with data storage
- > 2.5KB dedicated data flash memory
- > 32KB SRAM MEMORY WITH PARITY

• Power and reset management:

- Built-in power-on reset (POL) circuitry
- Built-in voltage detection (LVD) circuit (threshold voltage can be set).

Clock Management:

- Built-in high-speed oscillator, accuracy (±1%). A 1 MHz to 64MHz system clock and peripheral module action clock are available
- Built-in 15KHz low-speed oscillator
- Built-in 1 channel PLL
- Support 1MHz ~ 20MHz external crystal oscillator, support stop vibration monitoring
- Supports 32.768KHz external crystal oscillator for correction of internal highspeed oscillators

• Multiplier/Divider Module:

- Multiplier: Supports single-cycle 32bit multiplication operations
- Divider: Supports 32bit signed integer division and requires only 8 CPU clock cycles to complete the operation

• Enhanced DMA controller:

- > An interrupt triggers a start.
- Transfer modes selectable (normal transfer mode, repeat transfer mode, block transfer mode, and chain transfer

Rich analog periphery:

- 12-bit precision ADC converter with 1.42Msps slew rate, 21 external analog channels, internal selectable PGA output as the conversion channel, temperature sensor, and support for single-channel conversion mode and multi-channel sweep conversion mode. Conversion range: 0 to positive reference voltage
- 8-bit precision D/A converter, 2-channel analog output, real-time output function, output voltage range 0~V_{DD}
- Comparator (CMP) with built-in two-channel hysteresis comparator, selectable input source, and selectable external reference or internal reference voltage reference
- Programmable gain amplifier (PGA) with two channels of PGA to program 4/8/10/12/14/16/32 gains with an external GND pin that can be used as differential mode

Input/output port:

- ➢ I/O ports: 45 to 75
- Capable of N-channel open-drain, TTL input buffering, and internal pull-up switching
- > Built-in key interrupt check-out function
- Control circuitry with built-in clock output/buzzer output

Serial two-wire debugger (SWD).

- Rich timers:
 - 16-bit timer: 17 channels (with PWM function and motor dedicated PWM function).
 - 15-bit interval timer: 1
 - Real-time clock (RTC): 1 (with perpetual calendar, alarm clock function, and support for a wide range of clock correction).
 - Watchdog timer (WWDT): 1
 - SysTick timer

Rich and flexible interfaces:

3 serial communication unit: Serial communication unit 0 can be freely configured as 2-channel standard UART or 4channel 3-wire SPI or 4-channel simple I²C; Serial communication unit 1 or 2 can be freely configured as 1-channel standard UART or 2-channel 3-wire SPI or 2-channel simple I²C; (UART of unit 0 supports LIN Bus communication, SPI00 channel supports 4-



mode)

The source/destination field is optional for full address space range

• Linkage Controller:

- It can link event signals together to achieve the linkage of peripheral functions.
- There are 23 types of event inputs and 10 types of event triggers.

wire SPI communication)

- Standard I²C: 2 channels
- CAN: 2 channels

Security features:

- Complies with IEC/UL 60730 related standards
- Abnormal storage space access error is reported
- Supports RAM parity
- Supports hardware CRC verification
- Supports critical SFR protection against misoperation
- > 128-bit unique ID number
- Flash secondary protection in debug mode (level1: only flash full domain erasure, can not read and write; level2: The emulator connection is invalid and cannot be operated on flash).
- Package:
 - Support 48Pin, 64Pin, 80Pin multiple packages

3 / 89



1 Overview

1.1 Brief Introduction


BAT32A239 series conforms to AEC-Q100 Grade1 automotive product standard, -40~125°C operating ambient temperature, support 48~80Pin in a variety of LQFP packages. This product uses the 32bit of the high-performance ARM®Cortex-M0®+ RISC core, operating up to 64MHz, uses high-speed embedded flash memory (SRAM up to 32KB, program/data flash up to 256KB). Integrated I²C, SPI, UART, LIN, and CAN bus and other standard interfaces. Integrated 12bit A/D converter, temperature sensor, 8bit D/A converter, comparator, programmable gain amplifier. The 12bit A/D converter can acquire external sensor signals to reduce system design costs. The 8bit D/A converter can be used for audio playback or power control. An integrated on-chip temperature sensor enables real-time monitoring of the external ambient temperature. An integrated comparator is included in the chip for applications such as control feedback from running motors or battery monitoring. Integrate a variety of advanced timer modules, load 1-channel SysTick timer, 17-channels 16 Features such as bit timer, 1-channel 15bit interval timer, watchdog timer, and real-time clock support for general-purpose PWM and motor specific PWM and other applications.

The BAT32A239 also features excellent low-power performance, supporting both sleep and deep sleep lowpower modes for flexible design. It consumes 120uA/MHz @64MHz and consumes only 0.8uA in deep sleep mode for battery-powered, low-power devices. At the same time, due to the integrated event linkage controller, it can realize the direct connection between hardware modules, without CPU intervention, faster than using interrupt response, while reducing the frequency of CPU activity and prolonging battery life.

The reliability of the BAT32A239 microcontroller family, rich integrated peripheral functions, and excellent low power consumption make them suitable for a wide range of automotive product development.



1.2 List of Product Models



Product List for BAT32A239 :

Number of pins	Package	Product model		
19 pipe	48-pin plastic LQFP (7x7mm, 0.5mm pitch).	BAT32A239KK48FA		
48 pins	48-pin plastic QFN48 (6x6mm, 0.4mm pitch).	BAT32A239KK48NB		
64 pins	64-pin plastic LQFP (7x7mm, 0.4mm pitch).	BAT32A239KK64FB		
80 pins	80-pin plastic LQFP (12x12mm, 0.5mm pitch).	BAT32A239KK80FA		

FLASH, SRAM capacity:

Flash	Specific data	CD AM	BAT32A239			
memory	flash memory	SRAM	48 p	vins	64 pins	80 pins
256KB	2.5 KB	32KB	BAT32A239KK48FA	BAT32A239KK48NB	BAT32A239KK64FB	BAT32A239KK80FA



Product Selection Table for BAT32A239:

r	T	1	ř –	1	1	r	1	r –	r ·	r -	-	1	1	T	1	r –	T	1	1 1	-	i	_	1	T 1
Part No.	Kernel	Frequency (MHz)	Minimum operating voltage (V).	Maximum operating voltage (V).	Code flash (kB)	SRAM (kB)	Data flash (kB)	DMA	GPIO	12bit ADC	8bit DAC	Comparator CMP	Amplifier PGA	Universal timer (16bit).	Real-time clock (RTC).	Watchdog timer (WDT).	Asynchronous serial bus (UART).	Synchronous serial bus (SPI).	IIC bus	LIN bus	CAN bus	Hardware multiplier	Hardware divider	Package
BAT32A239 KK48FA	M0+	64	2.0	5.5	256	32	2.5	36	45	15+ 4	2	2	2	17	1	1	3	5	2+5	1	1	Y	Y	LQFP 48
BAT32for239 KK48NB	M0+	64	2.0	5.5	256	32	2.5	36	45	15+ 4	2	2	2	17	1	1	3	5	2+5	1	1	Y	Y	QFN 48
BAT32A239 KK64FB	M0+	64	2.0	5.5	256	32	2.5	37	59	16+ 4	2	2	2	17	1	1	3	6	2+6	1	1	Y	Y	LQFP 64
BAT32A239 KK80FA	M0+	64	2.0	5.5	256	32	2.5	37	75	21+ 4	2	2	2	17	1	1	4	8	2+8	1	2	Y	Y	LQFP 80






1.3 Top View

.

1.3.1 BAT32A239KK48FA

48-pin plastic LQFP (7x7mm, 0.5mm pitch).




Note: The functions in () of above Figure can be assigned by setting the peripheral I/O redirection registers.



1.3.2 BAT32A239KK48NB

• 48-pin plastic QFN48 (6x6mm, 0.4mm pitch).




Note: The functions in () of above Figure can be assigned by setting the peripheral I/O redirection registers.



1.3.3 BAT32A239KK64FB






Note:

- 1. The EV_{SS} pin and the V_{SS} pin must be in the same potential.
- 2. The voltage at the V_{DD} pin must be equal to the voltage at the EV_{DD} pin.
- In the case of application areas where it is necessary to reduce the noise generated from the inside of the microcontroller, noise countermeasures such as providing separate power to V_{DD} and EV_{DD} and grounding V_{SS} and EV_{SS} separately are recommended.
- 4. The functions in the preceding figure () can be assigned by setting the peripheral I/O redirection registers.



1.3.4 BAT32A239KK80FA




Note:

- 1. The $EV_{SS}\,pin$ and the $V_{SS}\,pin$ must be in the same potential.
- 2. The voltage at the V_{DD} pin must be equal to the voltage at the EV_{DD} pin.
- In the case of application areas where it is necessary to reduce the noise generated from the inside of the microcontroller, noise countermeasures such as providing separate power to V_{DD} and EV_{DD} and grounding V_{SS} and EV_{SS} separately are recommended.
- 4. The functions in the preceding figure () can be assigned by setting the peripheral I/O redirection registers.




2 Product Structure Diagram



Note: The above figure is a block diagram of an 80-pin product, and some functions of products below 80 pin are not supported.



3 Memory Mapping





4 Pin Function

4.1 Port Functionality

The relationship between the power supply and the pin is shown below

80-pin, 64-pin product:

Power/Ground	The Corresponding Pin
EV _{DD} /EV _{SS}	Port pins other than P20~P27, P121~P124, P137 and RESETB
V _{DD} /V _{SS}	• P20~P27, P121~P124, P137 and RESETB

The 48-pin product uses a single power supply, and all pins are powered by V_{DD} .

All ports of this product are divided into five types by type, which are type1 to type5, and the corresponding conditions are as follows:

Type 1: Bidirectional I/O function

Type 2: NOD function, corresponding to pin P60-P63

Type 3: Only input functions, such as clocks, correspond to pins P121-P124

Type 4: Output function only, corresponding to pin P130

Type 5: RESET function, corresponding to pin RESETB

For details of the lead frame diagrams for each type, see 4.3 Port types



4.1.1 48 Pin Product Pin Function Description

					(1/2)	
The feature name	Port type	Input / output	After the reset is released	Multiplexing function	Function	
P00				ANI11/TXD1/VCIN10/TI00/TBCLK0/(TAO)	Port 0	
FUU				/(INTP8)/CTxD0	2-bit input/output port, which can be	
P01		Input / output	Analog function	ANI10/RXD1/VCIN11/TO00/TBCLK1 /TAIO/INTP10/CRxD0	specified as input or output in bits. The input port can be set by software using an internal pull-up resistor. The input of P01 can be set to TTL input buffering. The output of P00 can be set to an N-channel open-drain output (V _{DD} withstand voltage). P00 and P01 can be set to analog inputs.	
P10			Analog	SCLK11/SCL11/TMIOB1/ANI9/(TXD2)	Port 1	
P11	1		function	(RxD0)/SDI11/SDA11/TMIOD1/(TMIOA1)/ANI8	An 8-bit input /output port that can be	
P12	1			(TxD0)/SDO11/TMIOA1/(TMIOB0)	specified as an input or output in bits.	
P13]			TxD2/SDO20/TMIOC1/(TMIOD1)	The input port can be set by software using an internal pull-up resistor	
P14				RxD2/SDI20/SDA20/ TMIOB0/(TMIOC1)/		
F 14		Input /		(SCLA0)	The inputs for P10 and P14~ P17 can	
P15	Туре	·		SCLK20/SCL20/TMIOD0/(SDAA0)/CLKB	be set to TTL Input buffering.	
1.10	1		Input port	UZ1	The outputs of P10, P11, P13~P15,	
P16					TI01/TO01/INTP5/TMIOC0/(RXD0)/(TMIOA1	and P17 can be programmed to N-channel open-drain outputs (V_{DD}
P17				TI02/TO02/TMIOA0/TMCLK/(TXD0) /(TMIOD0)	Withstand pressure). P10 and P11 can be set to analog inputs.	
P20				ANI0/AVREFP/VCIN12/INTP11		
P21				ANI1/AVREFM/VCIN13		
P22]			ANI2/ANO0/PGA0IN/VCIN0	Port 2	
P23		Input /	Analog	ANI3/ANO1/PGA0GND	An 8-bit input /output port that can be	
P24		output	function	ANI4/PGA1IN	specified as an input or output in bits.	
P25				ANI5/PGA1GND	Can be set to analog input.	
P26				ANI6		
P27				ANI7		
P30		la a di la		INTP3/RTC1HZ/SCLK00/SCL00/TAO /(TMIOB1)	Port 3 2-bit input/output port, can be specified	
P31		Input / output	Input port	TI03/TO03/INTP4/(CLKBUZ0)/(TAIO) /VCOUT1	as input or output in bits. The input port can be set by software using an internal pull-up resistor	



				The input of the P30 can be set to TTL
				input buffering. The output of the P30
				can be set to an N-channel open-drain
				output (V_{DD} withstand voltage).
P40			SWDIO	Port 4
	Input /			2-bit input/output port, can be specified
P41	Input /	Input port		as input or output in bits. The input port
F41	output	Julpul	(TAIO)	can be set by software using an
				internal pull-up resistor.



(2/2)

Function name	Port type	Input / output	After the reset is released	Multiplexing function	Function	
P50				INTP1/SDI00/RXD0/SDA00/TBIO0/(TAO) /(TMIOC1)/(CRxD0)	Port 5 2-bit input/output port, which can be	
P51	Type 1	Input / output	Input port	INTP2/SDO00/TXD0/TBIO1/(TMIOD1)/(CT xD0)	specified as input or output in bits. The input port can be set by software using an internal pull-up resistor. The input of the P50 can be set to TTL input buffering. The outputs of P50 and P51 can be set to N-channel open-drain outputs (V _{DD} withstand voltage).	
P60				SCLA0	Port 6	
P61	T	Input /	1	SDAA0	A 4-bit input /output port that can be	
P62	Type 2	output	Input port	SS00	specified as an input or output in bits. The output of P60 to P63 is an N-channel	
P63					open-drain output (6V withstand voltage).	
P70				KR0/SCLK21/SCL21/(VCOUT1)	Port 7	
P71				KR1/SDI21/SDA21/(VCOUT0)	A 6-bit input/output port that can be	
P72		Input /		KR2/SDO21/(TXD1)	specified as an input or output in bits. The input port can be set by software	
P73	Turne 1	output		Input port	KR3/SDO01/(RXD1)	using an internal pull-up resistor. The
P74	Type 1			KR4/INTP8/SDI01/SDA01	outputs of P71 and P74 can be	
P75				KR5/INTP9/SCLK01/SCL01	programmed to N-channel open-drain outputs (V _{DD} withstand voltage).	
P120		Input / output	Analog function	ANI14/VCOUT0	Port 12 1-bit input /output port and 4-bit input	
P121			Turiotion	X1	dedicated port.	
P122				X2/EXCLK	Only the P120 has an output function. Only the input port of the P120 can be	
P123	Туре 3	input	Input port	XT1	set by software to use the internal pull-up	
P124				XT2/EXCLKS	resistor. The P120 can be set to an analog input.	
P130	Type 4	output	Output port	_	Port 13 1-bit output dedicated ports and 2-bit	
P136		In a C		INTPO	input/output ports, P136 and P137 can be	
P137		Input/ output	Input port	SWCLK	specified as inputs or outputs in bits. The input port can be set by software using internal pull-up resistors.	
P140	Type 1		Input port	CLKBUZ0/INTP6	Port 14	
P146	iype i	Incut		ANI15	A 3-bit input /output port that can be	
P147		Input/ output		ANI12/VREF0	specified as an input or output in bits. The input port can be set by software using an internal pull-up resistor. P146, P147 can be set to analog input.	
RESETB	Туре 5	input			Input-specific pin for external reset When no external reset is used, it must be connected to the V _{DD} directly or via a resistor.	

Note:

1. Set each pin to digital or analog (can be set in bits) via port mode control register x (PMCx).

- 2. For a description of the multiplexing function, see "4.2 Port Multiplexing Function".
- 3. The functions in Table () above can be assigned by setting the peripheral I/O redirection registers.



4.1.2 64 Pin Product Pin Function Description

(1/2)

		1	T		(1/2			
Function name	Port type	Input / output	After the reset is released	Multiplexing function	Description of the feature			
P00				TI00/TBCLK0/(TAO)/(INTP8)	Port 0			
P01			Input port	TO00/TBCLK1/TAIO/(INTP10)	A 7-bit input/output port that can be			
P02	-			ANI11/SDO10/TXD1/VCIN10/CTxD0	specified as an input or output in bits. The			
			Analog	ANI10/SDI10/RXD1/SDA10/VCIN11/CRx	input port can be set by software using			
P03			function	D0	an internal pull-up resistor.			
P04	-	Input /		ANI13/SCLK10/SCL10	The inputs for P01, P03, and P04 can be			
P05	-	output		(INTP10)	set to TTL Input buffering.			
	-				The outputs of P00 and P02~ P04 can be			
					set to N-channel open-drain output (EV_{DD} $$			
P06			Input port	(INTP11)/(TAIO)	withstand voltage).			
					P02, P03, P04 can be set as analog			
					inputs.			
P10			Analog	SCLK11/SCL11/TMIOB1/ANI9	Dert 4			
P11						function	(RxD0)/SDI11/SDA11/TMIOD1/(TMIOA1)/	Port 1
FII						ANI8	An 8-bit input/output port that can be	
P12				(TxD0)/SDO11/TMIOA1/(TMIOB0)/(INTP5	specified as an input or output in bits. The			
F12)	input port can be set by software using			
P13	_	Input /		TXD2/SDO20/TMIOC1/(TMIOD1)	an internal pull-up resistor. The inputs for P10 and P14~ P17 can be			
P14	Туре	Input /		RXD2/SDI20/SDA20/TMIOB0/(TMIOC1)/	set to TTL			
F 14	1	output		(SCLA0)	Input buffering.			
P15				SCLK20/SCL20/TMIOD0/ (SDAA0)	The outputs of P10, P11, P13~P15, and P17			
P16				TI01/TO01/INTP5/TMIOC0/(SDI00)/	can be set to N-channel open-drain output			
FIU				(RXD0)/(TMIOA1)	$(EV_{DD} with stand voltage).$			
P17				TI02/TO02/TMIOA0/TMCLK/(SDO00)	P10 and P11 can be set to analog inputs.			
1 17				/(TXD0)/(TMIOD0)				
P20				ANI0/AVREFP/VCIN12/(INTP11)				
P21				ANI1/AVREFM/VCIN13				
P22				ANI2/ANO0/PGA0IN/VCIN0	Port 2			
P23		Input /	Analog	ANI3/ANO1/PGA0GND	An 8-bit input/output port that can be			
P24		output	function	ANI4/PGA1IN	specified as an input or output in bits. Can			
P25				ANI5/PGA1GND	be set to analog input.			
P26				ANI6				
P27				ANI7				
D20				INTP3/RTC1HZ/SCLK00/SCL00/TAO	Port 3			
P30		Input /		/(TMIOB1)	2-bit input/output port, which can be			
D24		output	Input port	TI03/TO03/INTP4/(CLKBUZ0)/(TAIO)	specified as input or output in bits. The			
P31				/VCOUT1	input port can be set by software using			



	an internal pull-up resistor.
	The input of the P30 can be set to TTL
	input buffering. The output of the P30 can
	be set to an N-channel open-drain output
	(EV _{DD} withstand voltage).

(2/2)

Function name	Port type	Input / output	After the reset is released	Multiplexing function	Function												
P40				SWDIO	Port 4												
P41		Input /		(TAIO)	A 4-bit input/output port that can be												
P42		Input / output	Input port	Input port	Input port	(INTP8)	specified as an input or output in bits. The										
P43		output		(INTP9)	input port can be set by software using an internal pull-up resistor.												
P50				INTP1/SDI00/RXD0/SDA00/TBIO0/	Port 5												
P50				(TAO) /(TMIOC1)/(CRxD0)	A 6-bit input/output port that can be												
P51	Type 1			INTP2/SDO00/TXD0/TBIO1/(TMIOD1)/(specified as an input or output in bits. The												
	-	Innut /		CTxD0)	input port can be set by software using an												
P52	-	Input / output	Input port	(INTP1)	internal pull-up resistor. The inputs of P50 and P55 can be set to												
P53	-	υιιραι	6	(INTP2)	TTL input buffers.												
P54	-			(INTP3)	The outputs of the P50, P51, and P55 can												
P55					(INTP4)/(CLKBUZ1)/(SCLK00)	be set to N-channel open-drain output											
					(EV _{DD} withstand voltage).												
P60	-			SCLA0													
P61	Tupo 2	Input /	Input port	SDAA0	A 4-bit input/output port that can be												
P62	Type 2	output	Input port	input port	input port	input port	πραιροιι	πραιροιι	input port	input port	input port	input port	It	tput	utput	SS00/SCLA1	specified as an input or output in bits. The output of P60 to P63 is an N-channel
P63				SDAA1	open-drain output (6V withstand voltage).												
P70				KR0/SCLK21/SCL21/(VCOUT1)	Port 7												
P71				KR1/SDI21/SDA21/(VCOUT0)	An 8-bit input/output port that can be												
P72]			KR2/SDO21	specified as an input or output in bits. The												
P73]	Input /	la sut a sut	KR3/SDO01	input port can be set by software using an												
P74	Turne 1	output	Input port	KR4/INTP8/SDI01/SDA01	internal pull-up resistor.												
P75	Type 1			KR5/INTP9/SCLK01/SCL01	The outputs of the P71 and P74 can be												
P76				KR6/INTP10/(RxD2)	set to N-channel open-drain output (EV _{DD}												
P77				KR7/INTP11/(TxD2)	withstand voltage).												
P120		Input / output	Analog function	ANI14/VCOUT0	Port 12 1-bit input /output port and 4-bit input												
P121				X1	dedicated port												
P122	Туре 3	input	Input port	X2/EXCLK	Only P120 can specify inputs or outputs.												
P123	1			XT1	Only the input port of the P120 can be set												



					by software to use the internal pull-up		
P124				XT2/EXCLKS	resistor. The P120 can be set to an analog		
					input.		
P130		output	Output		Port 13		
F 130	Type 4	output	port	—	1-bit output dedicated port and 2-bit		
P136				INTP0	input/output port, P136 and P137 can be		
				Input/	Input port		specified as input or output in bits. The
P137		output	Input port	SWCLK	input port can be set by software using		
					internal pull-up resistors.		
P140	Type 1			lanut	In much in a set	CLKBUZ0/INTP6	Port 14
P141	турет		Input port	CLKBUZ1/INTP7	4-bit input/output port, can be specified as		
P146		Input /		ANI15	input or output in bits. The input port can		
		output	Analog		be set by software using an internal pull-		
P147			function	ANI12/VREF0	up resistor.		
					P146, P147 can be set to analog input.		
					An input pin dedicated to an external reset		
RESETB	Type 5	input	_	<u> </u>	must be connected to V_{DD} directly or via a		
					resistor when no external reset is used.		

Note:

- 1. Set each pin to digital or analog (can be set in bits) via port mode control register x (PMCx).
- 2. For a description of the multiplexing function, see "4.2 Port Multiplexing Function".
- 3. The functions in Table () above can be assigned by setting the peripheral I/O redirection registers.



4.1.3 80 Pin Product Pin Function Description

(1/2)

P10 Analog SCLK11/SCL11/TMIOB1/ANI9/(TXD2) P11 Analog (RxD0)/SDI11/SDA11/TMIOD1/(TMIOA1) Port 1 P12 function (TxD0)/SDO11/TMIOA1/(TMIOB0)/(INT P5) An 8-bit input/output port that can be P13 Type 1 Input / output RXD2/SDO20/TMIOC1/(TMIOD1) an internal pull-up resistor. P14 P15 Input / output RXD2/SDI20/SDA20/TMIOB0/(IMIOC) The inputs for P10 and P14~ P17 can be P15 SCLK20/SCL20/TMIOD0/ Input buffering. The outputs of P10, P11, P13~P15, and P17	Function name	Port type	Input / output	After the reset is released	Multiplexing function	Description of the feature			
P01 P02 P03 P04 Analog AN111/SD010TXD1/VCIN10(CTXD0 specified as an input or output in bits. The specified as an input or output in bits. The input Software using an internal pull-up resistor. P04 P05 Analog AN113/SCLK10/SCL10 The input Software using an internal pull-up resistor. P06 Input / AN113/SCLK10/SCL10 The input software using an internal pull-up resistor. P06 Input bort (INTP10/T117/T017 The input software using an internal pull-up resistor. P06 Input bort (INTP10/T117/T017 The input software using an internal pull-up resistor. P10 Input bort (INTP11)/(TAIO) The outputs of P00 and P02 ~ P04 can be set to Software using an internal output (EVco withstand voltage). P11 Analog SCLK11/SCL11/TMIOB1/ANI9/(TXD2) The outputs of P00 and P02 ~ P04 can be set to Software using in internal pull-up resistor. P12 P13 Input / (mtotion (RXD2/SD120/SDA20/TMIOB0/(ITMIOA1) Port 1 P14 P15 Input / output [TXD2/SD020/TMIOC0/(TMIOC0)/(P00				TI00/TBCLK0/(TAO)/(INTP8)	Port 0			
P03 P04 Analog function Analog x00 Analog x00 Input of can be set by software using an internal pull-up resistor. P06 P05 ANI13/SCLK10/SCL10 The inputs for P01, P03, and P04 can be set to TTL P06 Input // P06 Input of Input port (INTP10/T17/T017 Input buffering. P10 Analog function SCLK11/SCL11/TMIOB1/ANI9/(TXD2) The outputs of P00 and P02~ P04 can be set to N-channel open-drain output (EVoo withstand voltage). P02, P03, P04 can be set as analog inputs. P11 P11 Analog function SCLK11/SCL11/TMIOB1/ANI9/(TXD2) P02, P03, P04 can be set as analog inputs. P12 P11 Input // output Analog function SCLK11/SCL11/TMIOD1/(TMIOD1)/(TMIOA1) P01 1 P13 Input // output Analog function SCLK20/SD20/TMIOC1/(TMIOD0)/(INIT P5) P01 1 An 8-bit input/output por that can be sect to TL P15 Input // output Input // output port SCLK20/SD20/TMIOC0/(INICC TIC/D0/SDL0/SDL00// (SDA0) The inputs for P10 and P14~ P17 can be set to TL P17 P17 P10 ANI0/AVREFP/VCIN12((INITP5/TMIOC0/(SDI00)/ (RXD0)/(TMIOA) P01 and P11 can be set to analog inputs. P10 P10 and	P01	-		Input port	TO00/TBCLK1/TAIO/(INTP10)	A 7-bit input /output port that can be			
P03 Input / output xD0 an internal pull-up resistor. ANI13/SCLK10/SCL10 The inputs for P01, P03, and P04 can be set to TL Input buffering. The outputs of P00 and P02~ P04 can be set to N-channel open-drain output (EVco withstand voltage). P02, P03, P04 can be set as analog inputs. P10 P11 Analog function SCLK11/SCL11/TMIOB1/ANI9/(TXD2) (RxD0)/SD11/SDA11/TMIOD1/(TMIOA1) Port 1 P12 Analog function SCLK11/SCL11/TMIOB1/ANI9/(TXD2) (RxD0)/SD11/SDA11/TMIOD1/(TMIOA1) Port 1 P13 Type 1 Input / output SCLK11/SCL11/TMIOB1/ANI9/(TXD2) (RxD0)/SD11/SDA11/TMIOD1/(TMIOA1) Port 1 P14 Type 1 Input / output TD0/SD20/TMIOC0/(TMIOD0)/(INT P5) Port 1 P15 Input / output TD0/SD20/TMIOC0/(TMIOD0)/(INT P5) The outputs of P10 and P14~ P17 can be set to TL Input buffering. (SDAA0) The outputs of P10, P11, P13-P15, and P17 can be set to N-channel open-drain output (EVco withstand voltage). P17 P17 P10 10/TO01/INTP5/TMIOC0/(SDI00)/ (RXD0)/(TMIOA) Port 2 P21 Anil / Anil2/ANO0/PGA0IN/VCIN0 Port 2 P22 P23 Anilo/ANI/FGA1GND An 8-bit input /output port that can be specified as an input or output in bits. Can be set to analog input. P24 Input / output Input port function ANI3/RO1/PGA0GND An 8-bit input /output port that can be specified as an input or output in bits. Can be set to analog input. P24	P02	-			ANI11/SDO10/TXD1/VCIN10/CTxD0	specified as an input or output in bits. Th			
P04 Input / x00 an internal pull-up resistor. P05 Input / ANI13/SCLK10/SCL10 The inputs for P01, P03, and P04 can be set to TTL P06 Input / Input / INTP11//TAIO set to TTL P06 Input / Input port Input buffering. The outputs of P00 and P02~ P04 can be set to TL P10 P11 Input / SCLK11/SCL11/TMIOB1/ANI9/(TXD2) The outputs of P00 and P02~ P04 can be set as analog inputs. P11 P11 P12 Analog SCLK11/SCL11/TMIOB1/ANI9/(TXD2) Pot 1 P11 P12 Analog SCLK11/SCL11/TMIOB1/ANI9/(TXD2) Pot 1 An 8-bit input/output port that can be set by software using input or output in bits. The input port can be set by software using input or output in bits. The input port can be set by software using input or output in bits. The input soft P10 and P14~ P17 can be set to TTL P16 Input / SCLK20SCL20/TMIOD0/ Input buffering. P17 P16 T02/TO02/TMIOCA/TMICDO/(SDI00)/ Input buffering. P17 P17 NI1/AVREFPVCIN12(INTP5/TMIOCO/(SDI00)/ Input buffering. P17 P16 ANI0/AVREFPVCIN12(INTP1) An 8-bit input / output po				Analog	ANI10/SDI10/RXD1/SDA10/VCIN11/CR	input port can be set by software using			
P05 output (INTP10)/T17/T017 set to TTL P06 Input port (INTP10)/T17/T017 Input buffering. P06 Input port (INTP11)/(TAIO) Set to TTL P10 P10 Input port (INTP11)/(TAIO) The outputs of P00 and P02~ P04 can be set to N-channel open-drain output (EV _{op} withstand voltage). P11 P12 Analog function SCLK11/SCL11/TMIOB1/ANI9/(TXD2) No. 2, P03, P04 can be set as analog inputs. P11 P12 Analog function SCLK11/SCL11/TMIOD1/(TMIOA1) Pot 1 P13 P14 Input / Analog (TXD2)/SDO11/TMIOD1/(TMIOD1) An 8-bit input/output port that can be specified as an input or output in bits. The input port can be set by software using an internal pul-up resistor. P15 TXD2/SD020/TMIOC0/(TMIOD0) The inputs for P10 and P14~ P17 can be set to TTL P16 Input / SCLK20/SCL20/TMIOD0/ Input buffering. P17 P16 Analog (SDAA0) The outputs of P10, P11, P13~P15, and P17 P20 P21 Analog (TUC)/(TMIOD0/(TMIOD0)/ P10 and P11 can be set to analog inputs. P10 Analog (TUC)/(TMIOD0) Analog (TUC)/(TMIOD0) P10 an	P03			function	xD0	an internal pull-up resistor.			
P00 Input buff The outputs of P00 and P02~ P04 can be set to N-channel open-drain output (EV ₀₀ withstand voltage). P02, P03, P04 can be set as analog inputs. P10 P11 Analog SCLK11/SCL11/TMIOB1/ANI9/(TXD2) P02, P03, P04 can be set as analog inputs. P02, P03, P04 can be set as analog inputs. P12 P13 P14 Input / Input / Input / Input / Input port can be set by software using an internal pul-up resistor. P14 P15 Input / Input port can be set to TTL RXD2/SD10/SDA20/TMIOB0/(TMIOD) an internal pul-up resistor. P16 Input port can be set to TTL SCLK20/SCL20/TMIOB0/(TMIOD) The outputs of P10, P11, P13~P15, and P17 P16 Input / SCLK20/SCL20/TMIOD0/ Input buffering. The outputs of P10, P11, P13~P15, and P17 P17 P16 Input / NIA/OA/TREFP/CIN12/(INTP5/TMIOC0/(SD100)/ Can be set to N-channel open-drain output (EV ₀₀ withstand voltage). P10 and P11 can be set to analog inputs. P21 P22 P23 Input / Analog ANIO/A/TREFP/CIN12/(INTP11) An8-bit input /output port that can be specified as an input or outpu	P04	-	Input /		ANI13/SCLK10/SCL10	The inputs for P01, P03, and P04 can be			
P06 Input port Input port Input port The outputs of P00 and P02~ P04 can be set to N-channel open-drain output (EV ₀₀ withstand voltage). P02, P03, P04 can be set as analog inputs. P10 P11 N SCLK11/SCL11/TMIOB1/ANI9(TXD2) P02, P03, P04 can be set as analog inputs. P11 P11 N SCLK11/SCL11/TMIOB1/ANI9(TXD2) An 8-bit input/output port that can be specified as an input or output in bits. The input port can be set by software using an internal pull-up resistor. P13 P14 Input / output (TXD0/SD011/TMIOA1/(TMIOB0)/(INT) An 8-bit input/output port that can be specified as an input or output in bits. The input port can be set by software using an internal pull-up resistor. P14 TVpe 1 Input / output RXD2/SDI20/SDA20/TMIOC0/(TMIOC) The outputs of P10, P11, P13-P15, and P17 can be set to TL. P16 SCLK20/SCL20/TMIOC0/(SDI00)/ TD0/TO01/ITP5/TMIOC0/(SDI00)/ The outputs of P10, P11, P13-P15, and P17 can be set to analog inputs. P17 P16 N10// CXD0/(TMIOA1) P10 and P11 can be set to analog inputs. P17 P17 Analog ANI0/AVREFP/VCIN12/(INTP11) P21 Analog ANI3/ANO1/PGA0GND P10 and P11 can be set to analog inputs. P22 P23 Output<	P05	-	output		(INTP10)/TI17/TO17	set to TTL			
P06 Input port Input port (INTP11)/(TAIO) set to N-channel open-drain output (EVop withstand voltage), P02, P03, P04 can be set as analog inputs. P10 P11 Analog function SCLK11/SCL11/TMIOB1/ANI9/(TXD2) Port 1 P12 P13 function ////ANI8 An 8-bit input/output port that can be set by software using an internal pull-up resistor. P14 Type 1 Input / output RXD2/SD20/TMIOC1/(TMIOD) an internal pull-up resistor. P15 FXD2/SD20/TMIOD0/(SDA20/TMIOD0/(TMIOD0)/(INTO) The inputs for P10 and P14~P17 can be set to TTL input buffering. P16 SCLK20/SCL20/TMIOD0/(SDA30/TMIOD0/(SDA30)/TMIOD						Input buffering.			
P06 Imput / Imput / Imput / Imput / Imput / Imput / Sci CK11/Sci L1/TMIOB1/ANI9/(TXD2) Set to N-channel open-drain output (EVon withstand voltage). P10 P11 P12 P12 Imput / Analog function Sci K11/Sci L1/TMIOB1/ANI9/(TXD2) Pot 1 P13 P14 Type 1 Input / Imput / Sci K11/Sci L1/TMIOB1/(TMIOD1)(TMIOA) Port 1 P13 P14 Type 1 Input / Imput / Imput / Imput P5 Sci K11/Sci L1/TMIOB1/(TMIOD1)(TMIOA) Port 1 P15 TXD2/SD020/TMIOC1/(TMIOD1) an internal pull-up resistor. The inputs for P10 and P14~ P17 can be set by software using an internal pull-up resistor. P16 Sci K20/Sci L20/TMIOC0/(SDI00)/ Input breffing. The outputs of P10, P11, P13~P15, and P17 P17 P16 T101/TO01/INTP5/TMIOC0/(SDI00)/ Input breffing. T101/TO01/INTP5/TMIOC0/(SDI00)/ Can be set to N-channel open-drain output (EVon withstand voltage). P17 P17 P17 P14 Anio/A/REFP/VCIN12/(INTP11) P01 2 Ani0/A/REFP/VCIN12/(INTP11) P01 2 P22 P23 Input / Analog ANI3/ANO1/PGA0GND An 8-bit input / output port that can b				Input port		The outputs of P00 and P02~ P04 can be			
P10 P02, P03, P04 can be set as analog inputs. P10 P11 P11 Analog function SCLK11/SCL11/TMIOB1/ANI9/(TXD2) An 8-bit input/output port that can be specified as an input or output in bits. The input port can be set by software using input port input port can be set by software using input port (SCLA0) P15 Input / output RXD2/SDI20/SDA20/TMIOC0/(TMIOC) The input soft P10 and P14~ P17 can be set to TTL input buffering. P16 SCLK20/SCL20/TMIOD0/ (SDA0) Input buffering. Input buffering. P17 SCLK20/SCL20/TMIOC0/(SDI00)/ (RXD0)/(TMIOC0)(SDI00)/ (RXD0)/(TMIOD0) P10 and P11 can be set to analog inputs. P17 Anis/ANO1/PGA0IN/VCIN0 P10 and P11 can be set to analog inputs. P20 P21 Anis/ANO1/PGA0IN/VCIN0 Port 2 P22 Anis/ANO1/PGA0IN/VCIN0 Port 2 P23 Anis/ANO1/PGA0IN/VCIN0 Port 2 P24 Anis/ANO1/PGA0G	P06				(INTP11)/(TAIO)	set to N-channel open-drain output (EV $_{\mbox{\scriptsize DD}}$			
P10 Analog SCLK11/SCL11/TMIOB1/ANI9/(TXD2) Analog P11 F11 Analog (RxD0)/SD111/SDA11/TMIOD1/(TMIOA1) Port 1 P12 P13 Type 1 Input / (RxD0)/SD011/TMIOA1/(TMIOB0)/(INT An 8-bit input/output port that can be specified as an input or output in bits. The input port can be set by software using P13 P14 Type 1 Input / (RXD2/SD120/SDA20/TMIOC0/(TMIOC0) An 8-bit input/output port that can be specified as an input or output in bits. The input software using P15 Type 1 Input / (RXD2/SD120/SDA20/TMIOC0/(TMIOC0) The input software using P16 Input port SCLK20/SCL20/TMIOC0/(SD100)/ Input buffering. The outputs of P10, P11, P13-P15, and P17 P16 SCLK20/SCL20/TMIOC0/(SD100)/ (RXD0)/(TMIOA) The outputs of P10, P11, P13-P15, and P17 P17 P16 T0/T01/TO1/INTP5/TMIOC0/(SD100)/ Input buffering. P17 T01/T02/T002/TMIOA0/TMCLK/(SD00 P10 and P11 can be set to analog inputs. P17 P17 Analog ANI0/AVREFP/VCIN12/(INTP11) P22 P23 Input / Analog ANI0/AVREFP/VCIN12/ P24 P25 P26 ANI3/ANO1/PGA0GND An 8-bit						withstand voltage).			
P11 Analog function Analog function Analog function RXD0/SD111/SDA11/TMIOD1/(TMIOA1) /ANI8 Port 1 P12 P13 Type 1 Input / output FTD0/SD011/TMIOA1/(TMIOB0)/(INT ANI8 An 8-bit input/output port that can be specified as an input or output in bits. The input port can be set by software using an internal pull-up resistor. P14 Type 1 Input / output RXD2/SD120/SDA20/TMIOC0/(TMIOC) The input software using an internal pull-up resistor. P15 Input / output SCLK20/SCL20/TMIOD0/ (SDAA0) Input buffering. P16 T10/TO01/INTP5/TMIOC0/(SDI00)/ (RXD0) /(TMIOA1) The outputs of P10, P11, P13-P15, and P17 To 1/T002/TMIOA0/TMCLK/(SD00) 0) /(TXD0)/(TMIOA0) P10 and P11 can be set to analog inputs. P17 P17 ANI0/AVREFP/VCIN12/(INTP11) P10 and P11 can be set to analog inputs. P20 P21 Analog ANI/AVREFP/VCIN12/(INTP11) P22 P23 Analog ANI3/ANO1/PGA0GND An 8-bit input / output port that can be specified as an input or output in bits. Can ANI3/ANO1/PGA0GND P24 P25 P26 ANI6 ANI6 ANI7 P30 Input / output Input port ANI6 ANI7 Port 3						P02, P03, P04 can be set as analog inputs.			
P11 function (RxD0)/SDI11/SDA11/TMIOD1/(TMIOA1) Port 1 P12 Function (RxD0)/SDI11/SDA11/TMIOD1/(TMIOB0)/(INT) An 8-bit input/output port that can be specified as an input or output in bits. The input port can be set by software using an internal pull-up resistor. P13 P14 Type 1 Input / output RXD2/SDI20/SDA20/TMIOC01/(TMIOD1) The inputs for P10 and P14~ P17 can be set to TTL P15 Input port SCLK20/SCL20/TMIOC0/(SDI00)/ The outputs of P10, P11, P13-P15, and P17 P16 SCLK20/SCL20/TMIOC0/(SDI00)/ RXD0/JINTP5/TMIOC0/(SDI00)/ The outputs of P10, P11, P13-P15, and P17 P17 T101/TO01/INTP5/TMIOC0/(SDI00)/ RXD0/JINTO21/(TMIOA1) P10 and P11 can be set to analog inputs. P17 P17 N10//TXD0//TMIOA0/TMCLK/(SDO0 0)/(TXD0)/(TMIOD0) P10 and P11 can be set to analog inputs. P20 P21 ANI0/AVREFP/VCIN12/(INTP11) ANI2/ANO0/PGA0IN/VCIN0 P22 P23 ANI3/ANO1/PGA0GND Port 2 P24 ANI6/ ANI6//FGA1GND P25 Input / ANI6//FGA1GND P26 Input / ANI6//FGA1GND P27 P30 Input / Input / P30 Input / Input	P10			Analog	SCLK11/SCL11/TMIOB1/ANI9/(TXD2)				
P12 P13 Type 1 Input / output Input / Output<	D11				(RxD0)/SDI11/SDA11/TMIOD1/(TMIOA1)	Port 1			
P12 P13 Type 1 Input / output Input / output Input / output Input / output TXD2/SD020/TMIOC1/(TMIOD1) an internal pull-up resistor. P14 P14 Input / output RXD2/SD120/SDA20/TMIOB0/(TMIOC 1/(TMIOD0) The inputs for P10 and P14~ P17 can be set to TL P15 Input / output SCLK20/SCL20/TMIOC0/(SDI00)/ (SDAA0) Input buffering. The outputs of P10, P11, P13~P15, and P17 P16 T101/TO01/INTP5/TMIOC0/(SDI00)/ (RXD0) /(TMIOA1) T101/TO01/INTP5/TMIOC0/(SDI00)/ (RXD0) /(TMIOA1) The outputs of P10, P11, P13~P15, and P17 P17 T102/TO02/TMIOA0/TMCLK/(SD00) 0) /(TXD0)/(TMIOD0) P10 and P11 can be set to analog inputs. P20 ANI0/AVREFP/VCIN12/(INTP11) AN12/ANO0/PGA0IN/VCIN0 P21 Analog ANI2/ANO0/PGA0IN/VCIN0 Port 2 P23 Input / Analog ANI3/ANO1/PGA0GND An 8-bit input / output port that can be specified as an input or output in bits. Can be set to analog input. P24 P24 Input / Ani6 ANi7 P25 Input / Input / Input P// ANI6 Beset to analog input. P26 Input / Input port Input P// Input P// IND3/RTC1HZ/SCLK00/SCL00/TAO Port 3 P30 </td <td></td> <td></td> <td></td> <td>Iditiction</td> <td>/ANI8</td> <td>An 9 bit input/output part that can be</td>				Iditiction	/ANI8	An 9 bit input/output part that can be			
P13 Type 1 Input / output TXD2/SD020/TMIOC1/(TMIOD1) an internal pull-up resistor. P14 P14 Input / output Input / output RXD2/SD120/SDA20/TMIOB0/(TMIOC 1)/(SCLA0) The inputs for P10 and P14~ P17 can be set to TTL P15 Input port SCLK20/SCL20/TMIOD0/ (SDAA0) Input buffering. P16 T101/TO01/INTP5/TMIOC0/(SDI00)/ (RXD0)/(TMIOA1) Can be set to N-channel open-drain output (EV_{DD} withstand voltage). P17 T102/TO02/TMIOA0/TMCLK/(SDO0 0)/(TXD0)/(TMIOD0) P10 and P11 can be set to analog inputs. P20 P21 ANI0/AVREFP/VCIN12/(INTP11) P10 and P11 can be set to analog inputs. P21 P21 ANI0/AVREFP/VCIN12/(INTP11) P0rt 2 P22 P23 Anil//PGA1IN Port 2 P24 Anili//PGA1GND An 8-bit input / output port that can be specified as an input or output in bits. Can be set to analog input. P25 P26 ANI6 ANI7 P30 Input / output Input port (TMIOB1) Port 3 P30 Input / output Input port, which can be 2-bit input/output port, which can be	D12								
P14 Type 1 Input / output Input / output RXD2/SDI20/SDA20/TMIOB0/(TMIOC 1)/(SCLA0) The inputs for P10 and P14~ P17 can be set to TTL P15 Input port SCLK20/SCL20/TMIOD0/ (SDAA0) Input buffering. P16 T101/TO01/INTP5/TMIOCO/(SDI00)/ (RXD0) /(TMIOA1) The outputs of P10, P11, P13~P15, and P17 can be set to N-channel open-drain output (EVop withstand voltage). P17 T102/TO02/TMIOA0/TMCLK/(SD00 0) /(TXD0)/(TMIOD0) P10 and P11 can be set to analog inputs. P20 ANI0/AVREFP/VCIN12/(INTP11) P10 and P11 can be set to analog inputs. P21 ANI0/AVREFP/VCIN12/(INTP11) Port 2 ANI2/ANO0/PGA0IN/VCIN0 Port 2 ANI3/ANO1/PGA0GND An 8-bit input / output port that can be specified as an input or output in bits. Can be set to analog input. P26 Input / output ANI6 P27 P30 Input / output Input port	F 12				P5)	input port can be set by software using			
P14 0,00000000000000000000000000000000000	P13				TXD2/SDO20/TMIOC1/(TMIOD1)	an internal pull-up resistor.			
P15 output 1)/(SCLA0) set to TTL P15 Input port SCLK20/SCL20/TMIOD0/ (SDAA0) Input buffering. P16 T101/TO01/INTP5/TMIOC0/(SDI00)/ (RXD0) /(TMIOA1) The outputs of P10, P11, P13~P15, and P17 can be set to N-channel open-drain output (EV _{DD} withstand voltage). P17 T102/TO02/TMIOA0/TMCLK/(SDO0 0) /(TXD0)/(TMIOD0) P10 and P11 can be set to analog inputs. P20 ANI0/AVREFP/VCIN12/(INTP11) P10 and P11 can be set to analog inputs. P21 ANI0/AVREFP/VCIN12/(INTP11) ANI1/AVREFM/VCIN13 P22 Analog ANI3/ANO1/PGA0GND An 8-bit input / output port that can be specified as an input or output in bits. Can be set to analog input. P23 Output function ANI6/ANIF/PGA1GND An 8-bit input / output port, which can be P24 NI0 ANIF/RTC1HZ/SCLK00/SCL00/TAO Port 3 P30 Input / output Input port INTP3/RTC1HZ/SCLK00/SCL00/TAO Port 3	D14	Type 1	Input /		RXD2/SDI20/SDA20/TMIOB0/(TMIOC	The inputs for P10 and P14~ P17 can be			
P15(SDAA0)The outputs of P10, P11, P13~P15, and P17P16Ti01/TO01/INTP5/TMIOC0/(SDI00)/ (RXD0) /(TMIOA1)can be set to N-channel open-drain output (EVoD withstand voltage).P17Ti02/TO02/TMIOA0/TMCLK/(SDO0 0) /(TXD0)/(TMIOD0)P10 and P11 can be set to analog inputs.P20ANIO/AVREFP/VCIN12/(INTP11)P21ANIO/AVREFP/VCIN12/(INTP11)P22ANI0/AVREFP/VCIN13P22ANI2/ANO0/PGA0IN/VCIN0P23ANI2/ANO0/PGA0IN/VCIN0P24ANI3/ANO1/PGA0GNDP25ANI6P26ANI6P27ANI6P30Input / outputInput port (TMIOB1)Input / outputInput portInput / outputInput portInput / outputInput portP30Input / output	F 14		output		1)/(SCLA0)	set to TTL			
P16 (SDAA0) The outputs of P10, P11, P13~P15, and P17 P16 TI01/TO01/INTP5/TMIOC0/(SDI00)/ (RXD0) /(TMIOA1) can be set to N-channel open-drain output (EV _{D0} withstand voltage). P17 TI02/TO02/TMIOA0/TMCLK/(SDO0 0) /(TXD0)/(TMIOD0) P10 and P11 can be set to analog inputs. P20 ANI0/AVREFP/VCIN12/(INTP11) P10 and P11 can be set to analog inputs. P21 ANI0/AVREFP/VCIN12/(INTP11) Port 2 P23 ANI2/ANO0/PGA0IN/VCIN0 Port 2 P24 Analog ANI3/ANO1/PGA0GND An 8-bit input /output port that can be specified as an input or output in bits. Can be set to analog input. P25 F26 ANI6 ANI7 P30 Input / output Input port /(TMIOB1) Port 3 2-bit input/output port, which can be	D15	~		Input port	SCLK20/SCL20/TMIOD0/	Input buffering.			
P16 (RXD0) /(TMIOA1) (EV_{DD} withstand voltage). P17 TI02/TO02/TMIOA0/TMCLK/(SDO0 0) /(TXD0)/(TMIOD0) P10 and P11 can be set to analog inputs. P20 ANI0/AVREFP/VCIN12/(INTP11) P10 and P11 can be set to analog inputs. P21 ANI0/AVREFP/VCIN12/(INTP11) Port 2 P23 ANI2/ANO0/PGA0IN/VCIN0 Port 2 P24 Analog ANI3/ANO1/PGA0GND An 8-bit input /output port that can be specified as an input or output in bits. Can be set to analog input. P25 P26 ANI6 ANI7 P30 Input / output Input port INTP3/RTC1HZ/SCLK00/SCL00/TAO /(TMIOB1) Port 3 P30 Input / output Input port INTP3/RTC1HZ/SCLK00/SCL00/TAO /2-bit input/output port, which can be Port 3	P 15				(SDAA0)	The outputs of P10, P11, P13~P15, and P17			
P17 (RXD0) /(TMIOA1) (EV _{DD} withstand voltage). P17 TI02/TO02/TMIOA0/TMCLK/(SDO0 0) /(TXD0)/(TMIOD0) P10 and P11 can be set to analog inputs. P20 ANI0/AVREFP/VCIN12/(INTP11) Analog P21 ANI1/AVREFM/VCIN13 Port 2 P23 Analog ANI2/ANO0/PGA0IN/VCIN0 Port 2 P24 Analog ANI3/ANO1/PGA0GND An 8-bit input /output port that can be specified as an input or output in bits. Can be set to analog input. P26 ANI6 ANI7 P30 Input / output Input port INTP3/RTC1HZ/SCLK00/SCL00/TAO /(TMIOB1) Port 3 2-bit input/output port, which can be	D 10				TI01/TO01/INTP5/TMIOC0/(SDI00)/	can be set to N-channel open-drain output			
P17 0) /(TXD0)/(TMIOD0) P20 ANI0/AVREFP/VCIN12/(INTP11) P21 ANI1/AVREFM/VCIN13 P22 ANI2/ANO0/PGA0IN/VCIN0 P23 Analog P24 Anil/AVREFN/VCIN13 P25 Anil/AVREFN/VCIN0 P26 ANI3/ANO1/PGA0GND P27 ANI6 P30 Input / output Input / output Input port Input / output Input port	P16				(RXD0) /(TMIOA1)	(EV _{DD} withstand voltage).			
P20 P20 P21 ANI0/AVREFP/VCIN12/(INTP11) P22 ANI0/AVREFM/VCIN13 P22 ANI0/AVREFM/VCIN13 P23 Aniz/ANO0/PGA0IN/VCIN0 P24 Analog P24 Anij/ANO1/PGA0GND P25 Anij/AVREFM/VCIN13 P26 Anij/ANO1/PGA0GND P27 Anij/ANO1/PGA1GND P26 ANI6 P27 Anii P30 Input / output Input / output Input port Input / output Input port	D / P				TI02/TO02/TMIOA0/TMCLK/(SDO0	P10 and P11 can be set to analog inputs.			
P21 P22 P22 Input / Anii/AVREFM/VCIN13 P23 Anii/AVREFM/VCIN0 Port 2 P23 Analog ANI3/ANO1/PGA0GND An 8-bit input /output port that can be P24 output function ANI4/PGA1IN specified as an input or output in bits. Can be set to analog input. P25 ANI6 ANI7 ANI7 P30 Input / Input / Input port INTP3/RTC1HZ/SCLK00/SCL00/TAO Port 3 P30 Input / Input port Input port Input port Port 3	P17				0) /(TXD0)/(TMIOD0)				
P22 P23 Input / Analog ANI2/ANO0/PGA0IN/VCIN0 Port 2 P23 Input / Analog ANI3/ANO1/PGA0GND An 8-bit input /output port that can be P24 output function ANI4/PGA1IN specified as an input or output in bits. Can P25 ANI6 ANI6 be set to analog input. P27 P30 Input / Input / INTP3/RTC1HZ/SCLK00/SCL00/TAO Port 3 P30 Output Input / Input port INTP3/RTC1HZ/SCLK00/SCL00/TAO Port 3	P20				ANI0/AVREFP/VCIN12/(INTP11)				
P23 Input / Analog ANI3/ANO1/PGA0GND An 8-bit input /output port that can be specified as an input or output in bits. Can be set to analog input. P24 output function ANI4/PGA1IN specified as an input or output in bits. Can be set to analog input. P26 ANI6 ANI7 ANI7 P30 Input / Input / Input port INTP3/RTC1HZ/SCLK00/SCL00/TAO Port 3 P30 Input / Input port Input port Input port, which can be	P21				ANI1/AVREFM/VCIN13				
P24 output function ANI4/PGA1IN specified as an input or output in bits. Can P25 ANI5/PGA1GND ANI5/PGA1GND be set to analog input. P26 ANI6 ANI7 P27 ANI7 Input / output INTP3/RTC1HZ/SCLK00/SCL00/TAO Port 3 P30 Input / output Input port /(TMIOB1) 2-bit input/output port, which can be	P22				ANI2/ANO0/PGA0IN/VCIN0	Port 2			
P25 ANI5/PGA1GND be set to analog input. P26 ANI6 ANI6 P27 ANI7 P30 Input / output INTP3/RTC1HZ/SCLK00/SCL00/TAO /(TMIOB1)	P23		Input /	Analog	ANI3/ANO1/PGA0GND	An 8-bit input /output port that can be			
P26 ANI6 P27 ANI7 P30 Input / output INTP3/RTC1HZ/SCLK00/SCL00/TAO /(TMIOB1) Port 3 2-bit input/output port, which can be	P24	-	output	function	ANI4/PGA1IN	specified as an input or output in bits. Can			
P27 ANI7 P30 Input / output INTP3/RTC1HZ/SCLK00/SCL00/TAO /(TMIOB1) Port 3 2-bit input/output port, which can be	P25				ANI5/PGA1GND	be set to analog input.			
P30 Input / Input port / (TMIOB1) Port 3 2-bit input/output port, which can be	P26				ANI6				
P30 Input / Input port /(TMIOB1) 2-bit input/output port, which can be	P27	-			ANI7				
Input port /(TMIOB1) 2-bit input/output port, which can be		-			INTP3/RTC1HZ/SCLK00/SCL00/TAO	Port 3			
	P30		·	Input port	/(TMIOB1)				
	P31	-	output						



)	input port can be set by software using
	/VCOUT1	an internal pull-up resistor.
		The input of the P30 can be set to TTL
		input buffering. The output of the P30 can
		be set to an N-channel open-drain output
		$(EV_{DD}$ withstand voltage).

Function	Port	Input /	After the reset is	Multiplexing function	Function	
name	type	output	released		Function	
P40				SWDIO	Port 4	
P41			iput / Input port	(TAIO)	A 6-bit input /output port that can be	
P42				(INTP8)	specified as an input or output in bits. The input port can be set by software	
P43		Input /		(INTP9)/SCLK31/SCL31		
P44	8	output		SDA31/SDI31	using an internal pull-up resistor.	
		output			The inputs of P43 and P44 can be set	
P45				SDO31	to TTL input buffers and the outputs to	
F40				30031	N-channel open-drain outputs (EV_{DD}	
					withstand voltage).	
P50	Type 1			INTP1/SDI00/RXD0/SDA00/TBIO0/(TAO)	Port 5	
F 50				/(TMIOC1)/(CRxD0)	A 6-bit input/output port that can be	
P51				INTP2/SDO00/TXD0/TBIO1/(TMIOD1)/(CT	specified as an input or output in bits.	
FUI				xD0)	The input port can be set by software	
P52		Input /	Input port	(INTP1)	using an internal pull-up resistor.	
P53		output	input port	(INTP2)	The inputs of P50 and P55 can be set	
P54				(INTP3)	to TTL input buffers.	
					The outputs of the P50, P51, and P55	
P55				(INTP4)/(CLKBUZ1)/(SCLK00)	can be set to N-channel open-drain	
					output (EV _{DD} withstand voltage).	
P60				SCLA0		
P61	Type 2			SDAA0	Port 6	
P62	Type 2	-		SS00/SCLA1	An 8-bit input/output port that can be	
P63		Input /	Input port	SDAA1	specified as an input or output in bits.	
P64		output	Input port	TI10/TO10/CTxD1	The output of P60 to P63 is an N-	
P65				TI11/TO11/CRxD1	channel open-drain output (6V	
P66				TI12/TO12	withstand voltage).	
P67	267			TI13/TO13		
P70	()			KR0/SCLK21/SCL21/(VCOUT1)	Port 7	
P71	Type 1	1		KR1/SDI21/SDA21/(VCOUT0)	An 8-bit input /output port that can be	
P72	Input /			KR2/SDO21	specified as an input or output in bits.	
P73	0	output Input por		KR3/SDO01	The input port can be set by software	
P74	8			KR4/INTP8/SDI01/SDA01	using an internal pull-up resistor.	
				KR5/INTP9/SCLK01/SCL01	The outputs of the P71 and P74 can be	



P76				KR6/INTP10/(RxD2)	set to N-channel open-drain output
P77				KR7/INTP11/(TxD2)	(EV _{DD} withstand voltage).
P100		Input / output	Analog function	ANI16/TI14/TO14	Port 10 A 1-bit input/output port that can be specified as an input or output in bits. The input port can be set by software using an internal pull-up resistor.
P110				TI15/TO15	Port 11
P111		Input / output	Input port	TI16/TO16	2-bit input/output port, which can be specified as input or output in bits. The input port can be set by software using an internal pull-up resistor.
P120	Type 1	Input / output	Analog function	ANI14/VCOUT0	Port 12 1-bit input /output port and 4-bit input
P121				X1	dedicated port
P122				X2/EXCLK	Only P120 can specify inputs or
P123	Type 3	input	Input port	XT1	outputs. Only the input port of the P120
P124		mput	por port	XT2/EXCLKS	can be set by software to use the internal pull-up resistor. The P120 can be set to an analog input.
P130	Type 4	output	Output port	_	Port 13 1-bit output dedicated port and 2-bit
P136					input/output port, P136 and P137 can be
P137		Input/ output	. Input port	/INTP0/SWCLK/(SDI00)/(RXD0)	specified as input or output in bits. The input port can be set by software using internal pull-up resistors.
P140				CLKBUZ0/INTP6	Port 14
P141				CLKBUZ1/INTP7	A 7-bit input/output port that can be
P142			Input port	SCLK30/SCL30	specified as an input or output in bits.
P143		Input /		SDI30/RxD3/SDA30	The input port can be set by software
P144			nput /	SDO30/TxD3	using an internal pull-up resistor.
P146		output		ANI15	The inputs of the P142 and P143 can
P147	Type 1	pe 1	Analog	ANI12/VREF0	be set to TTL input buffering. The output of the P142, P143, P144 can be set to N-channel open-drain output (EV_{DD} withstand voltage). P146, P147 can be set to analog input.
P150				ANI17	Port 15
P151			nput / Analog	ANI18	A 4-bit input/output port that can be
P152		Input /		ANI19	specified as an input or output in bits.
P153	53		function	ANI20	The input port can be set by software using an internal pull-up resistor. Can be set to analog input.
RESETB	Туре 5	input		<u> </u>	An input pin dedicated to an external



	reset must be connected to $V_{\mbox{\scriptsize DD}}$ directly
	or via a resistor when no external reset
	is used.

Note:

- 1. Set each pin to digital or analog (can be set in bits) via port mode control register x (PMCx).
- 2. For a description of the multiplexing function, see "4.2 Port Multiplexing Function".
- 3. The functions in Table () above can be assigned by setting the peripheral I/O redirection registers.



4.2 Port Multiplexing Function

	1	(1/2)	
The feature name	Input/output	Function	
ANI0 ~ ANI20	Input	The analog input of the A/D converter	
ANO0, ANO1	output	The output of the D/A converter	
INTP0 ~ INTP11	Input	External interrupt request input	
	mput	Designation of effective edges: ascending edges, falling	
VCIN0	Input	The analog voltage input for comparator 0	
VCIN10, VCIN11, VCIN12,	Input	The analog voltage/reference input for comparator 1	
VCIN13	input		
VREF0	Input	The reference input for comparator 0	
VCOUT0, VCOUT1	output	Comparator output	
PGA0IN, PGA1IN	Input	PGA input	
PGA0GND, PGA1GND	Input	PGA reference input	
KR0 ~ KR7	Input	The key interrupts the input	
CLKBUZ0, CLKBUZ1 output		Clock output / buzzer output	
RTC1HZ	output	Correction clock (1Hz) output for the real-time clock	
	Input	A active-low system reset input must be connected to V_{DD} directly or via a	
RESETB		resistor when no external reset is used.	
CRxD0, CRxD1	Input	Serial data input for CAN	
CTxD0, CTxD1	output	Serial data output for CAN	
RxD0 ~ RxD3	Input	Serial interface UART0, UART1, UART2 serial data input	
TxD0 ~ TxD3	output	Serial interface UART0, UART1, UART2 serial data output	
SCL00, SCL01, SCL10, SCL11,		Serial clock output for the serial interface IIC00, IIC01, IIC10, IIC11,	
SCL20, SCL21, SCL30, SCL31	output	IIC20, IIC21, IIC30, IIC31	
		Serial data input/output for serial interfaces IIC00, IIC01, IIC10, IIC11,	
SDA00, SDA01, SDA10, SDA11, SDA20, SDA21, SDA30, SDA31	Input / output	IIC20, IIC21, IIC30, IIC31	
SCLK00, SCLK01, SCLK10, SCLK11, SCLK20, SCLK21,	Input / output	Serial interface serial clock input/output for SSPI00, SSPI01, SSPI10,	
SCLK30, SCLK31		SSPI11, SSPI20, SSPI21, SSPI30, SSPI31	
SDI00, SDI01, SDI10, SDI11,		Serial data input for serial interfaces SSPI00, SSPI01, SSPI10, SSPI11,	
SDI20, SDI21, SDI30, SDI31	Input	SSPI20, SSPI21, SSPI30, SSPI31	



(2/2)

	1	
The feature name	Input/output	Function
SS00	Input	Chip select input for serial interface SSPI00
SDO00, SDO01, SDO10, SDO11,	output	Serial data output for SSPI00, SSPI01, SSPI10, SSPI11, SSPI20,
SDO20, SDO21, SDO30, SDO31		SSPI21, SSPI30, SSPI31
SCLA0, SCLA1	Input/output	Serial interface IICA0, IICA1 clock input/output
SDAA0, SDAA1	Input/output	Serial interface IICA0, IICA1 serial data input/output
TUE00 ~ TI03	Input	External counting clock/capture trigger input for 16-bit timer Timer4
TO00 ~ TO03	output	Timer output of the 16-bit timer Timer4
TI10 ~ TI17	Input	External count clock/capture trigger input for 16-bit timer Timer8
TO10 ~ TO17	output	Timer output of the 16-bit timer Timer8
TAIO	Input/output	The input/output of timer TimerA
MAN	output	The output of timer TimerA
TMCLK	Input	Timer TimerM for the external clock input
TMIOA0, TMIOB0, TMIOC0,	Input/output	Timer TimerM input/output
TBIO0, TBIO1	Input/output	The input/output of timer TimerB
TBCLK0, TBCLK1	Input	The external clock input for timer TimerB
X1, X2	_	Connect the resonator used for the master system clock.
EXCLK	Input	The external clock input to the master system clock
XT1, XT2	_	Connect a resonator for the subsystem clock.
EXCLKS	Input	An external clock input to the secondary system clock
		<48Pin product>:Power supply for all pins
V _{DD}	_	<64,80Pin product>:
		Power supplies for P20 to P27, P121 to P124, P137, and RESETB pins
		Power supplies for port pins (except P20 to P27, P121 to P124, P137,
EV _{DD}	-	and RESETB).
AV _{REFP}	Input	The positive (+) reference input of the A/D converter
AV _{REFM}	Input	The negative (-) reference voltage input for the A/D converter
	· ·	<48Pin product>:Ground potential of all pins
M		<64,80Pin product>:
V _{SS}		Ground potentials of the P20 to P27, P121 to P124, P137 and RESETB
EV _{SS}	_	The ground potential of the port pins (except P20 to P27, P121 to P124,
		P137, and RESETB).
SWDIO	Input/output	SWD data interface
SWCLK	Input	SWD clock interface


Note: As a countermeasure to noise and lockout, the bypass capacitor (around 0.1uF) must be connected at the shortest distance between V_{DD} - V_{SS} and EV_{DD} - EV_{SS} and with thicker wiring.






4.3 The Port Type

Type 1: Bidirectional I/O capability






Type 2: NOD functionality






Type 3: Input function only








Type 4: Output function only



Type 5: RESET function





5 Feature Overview

5.1 ARM® Cortex-M0®+ Core

ARM's Cortex-M0+ processor is a new generation of ARM processors for embedded systems. It provides a low-cost platform designed to meet the needs of low pin count and low power microcontrollers while providing excellent computing performance and advanced system response to interrupts.

The Cortex-M0+ processor's 32-bit RISC processor provides superior code efficiency and provides the high performance expectations of the ARM core, unlike 8-bit and 16-bit devices of the same memory size. The Cortex-M0+ processor has 32 address lines and up to 4G of storage.

The Cortex-M0+ processor in this product integrates the MPU memory protection unit: providing a hardware way to manage and protect memory and control access rights.

The BAT32A239 uses an embedded ARM core and is therefore compatible with all ARM tools and software.

5.2 Memory

5.2.1 Flash Memory

The BAT32A239 has built-in flash memory that can be programmed, erased, and rewritten. It has the following functions:

- > Programs and data share 256K of storage.
- 2.5KB dedicated data flash memory
- > Support page erase, each page size is 512byte
- Support byte/half-word/word (32bit) programming

5.2.2 SRAM

The BAT32A239 has a built-in 32K byte embedded SRAM.



5.3 Enhanced DMA Controller

The built-in enhanced DMA (Direct Memory Access) controller enables data transfer between memories without using a CPU.

- Supports start-up DMA via peripheral interrupts, enabling real-time control via communication, timers, and A/D.
- > The source/destination field is optional for the full address space range (when the flash field is the destination address, flash needs to be preset as the programming mode).
- Supports 4 transfer modes (normal transfer mode, repeat transfer mode, block transfer mode, and chain transfer mode).

5.4 Linkage Controller

The linkage controller links the events output by each peripheral function with the peripheral function trigger source. This enables collaborative operation between peripheral functions without using the CPU.

The UMC has the following functions:

- > It can link event signals together to achieve the linkage of peripheral functions.
- > There are 23 types of event inputs and 10 kinds of event triggers.



5.5 The Clock Generation and Start Up

A clock generation circuit is a circuit that generates a clock to the CPU and peripheral hardware. There are three types of system clock and clock oscillation circuitry.

5.5.1 The Master System Clock

- X1 oscillation circuit: It can generate a clock oscillation of 1 to 20MHz by connecting a resonator to the pins (X1 and X2), and can stop the oscillation by executing a deep sleep command or setting MSTOP.
- High Speed Internal Oscillator (High Speed OCO): Oscillates by selecting the frequency via option bytes. After the reset is released, the CPU starts operation by default with this high-speed internal oscillator clock. Oscillation can be stopped by executing a deep sleep command or setting the HIOSTOP bit. The frequency set by the option byte can be changed through the frequency selection register of the highspeed internal oscillator. The maximum frequency is 64Mhz and the accuracy is ± 1.0%.
- Input to the external clock by pin (X2): (1~20MHz) and can be invalidated by executing a deep sleep instruction or setting the MSTOP bit.

5.5.2 Auxiliary System Clock

- XT1 oscillation circuit: Generates a clock oscillation of 32.768kHz by connecting a 32.768kHz resonator to pins (XT1 and XT2) and can be set to XTSTOP The bit stops the oscillation.
- Input external clock by pin (XT2): 32.768kHz, and can set the input of the external clock to be invalid by setting the XTSTOP bit.

5.5.3 Low-speed Internal Oscillator Clock

- Low-speed internal oscillator (low-speed OCO): Produces 15kHz (typical) The clock oscillates. You cannot use a low-speed internal oscillator clock as a CPU clock. Only the following peripheral hardware can operate through a low-speed internal oscillator clock:
- Watchdog Timer (WWDT)
- Real-Time Clock (RTC)
- > 15-bit interval timer
- Timer TimerA

5.5.4 PLL Clock

PLL: Can be used as the system clock. The PLL can select an external clock from the source clock or an internal high-speed oscillator clock.



5.6 Power Management

5.6.1 Power Supply Mode

 V_{DD} : External power supply with a voltage range of 2.0 to 5.5V. EV_{DD}: External power supply with a voltage range of 2.0 to 5.5V. The voltage at the V_{DD} pin must be equal to the voltage at the EV_{DD} pin.

5.6.2 Power-on Reset

The power-on reset circuit (POL) has the following functions.

- An internal reset signal is generated when the power is turned on. If the supply voltage (V_{DD}) is greater than the sense voltage (V_{POL}), the reset is released. However, the reset state must be maintained by voltage detection circuitry or an external reset before the operating voltage range is reached.
- Drag the supply voltage (V_{DD}) and detection voltage (V_{PDR}) to compare, when V_{DD} < V_{PDR}, an internal reset signal is generated. However, when the power supply drops, it must be transferred before it is less than the operating voltage range Deep sleepmode, or reset state via voltage detection circuit or external reset. If you want to restart the operation, you must confirm that the supply voltage has returned to the operating voltage range.

5.6.3 Voltage Detection

The voltage detection circuit sets the operating mode and sense voltage (V_{LVDH} , V_{LVDL} , V_{LVD}) via option bytes. The voltage detection (LVD) circuit has the following functions:

- Comparing the supply voltage (V_{DD}) to the sense voltage (V_{LVDH}, V_{LVDL}, V_{LVD}) generates an internal reset or interrupt request signal.
- The sense voltage of the supply voltage (V_{LVDH}, V_{LVDL}, V_{LVD}) can be selected by option bytes to select the sense level.
- Runs in deep sleep mode.
- When the power supply rises, the reset state must be maintained by voltage detection circuitry or external reset before reaching the operating voltage range. When the supply drops, it must be transferred to deep sleep mode before it is less than the operating voltage range, or set to reset by voltage detection circuitry or an external reset.
- > The operating voltage range varies depending on the user option byte setting.

5.7 Low Power Mode

The BAT32A239 supports two low-power modes for the best compromise between low power consumption, short start-up times, and available wake-up sources:

- Sleep Mode: Enters sleep mode by executing sleep commands. Sleep mode is the mode that stops the CPU from running the clock. Each clock continues to oscillate if the high-speed system clock oscillation circuit, high-speed internal oscillator, or subsystem clock oscillation circuit is oscillating before setting sleep mode. Although this mode does not allow the operating current to drop to the level of deep sleep mode, it is an effective mode when you want to restart processing immediately with an interrupt request or if you want to do intermittent operation frequently.
- Deep Sleep Mode: Enter Deep Sleep Mode by executing the Deep Sleep command. Deep sleep mode is a mode that stops the oscillation of the high-speed system clock oscillation circuit and the high-speed internal oscillator and stops the entire system. It can greatly reduce the operating current of the chip. Because deep sleep mode can be lifted by interrupt requests, it can also be run intermittently. However, in the case of the X1 clock, because the wait time to ensure oscillation stability is required when the deep sleep mode is released, it is necessary to select the sleep mode if it is necessary to start processing immediately with an interrupt request.

In either mode, the registers, flags, and data memory all remain in the pre-standby mode setting, and also maintain the state of the output latches and output buffers of the input/output ports.

5.8 Reset Function

The following 7 methods generate a reset signal.

- 1) Input external reset via the RESETB pin.
- 2) Internal reset is generated by program runaway detection of the watchdog timer.
- 3) An internal reset is generated by comparing the supply voltage and the sense voltage of the power-on reset (POR) circuit.
- 4) An internal reset is generated by comparing the supply voltage and the sense voltage of the voltage detection circuit (LVD).
- 5) Internal reset due to RAM parity error.
- 6) Internal reset due to access to illegal memory.
- 7) Software reset

Internal reset is the same as external reset, and after the reset signal is generated, the program is executed from the addresses written in addresses 0000H and 0001H.



5.9 Interrupt Function

The Cortex-M0+ processor has a built-in Nested Vector Interrupt Controller (NVIC) that supports up to 32 interrupt request (IRQ) inputs, as well as one non-maskable interrupt (NMI) input, as well as multiple internal exceptions.

This product extends 32 maskable interrupt requests (IRQs) and 1 non-maskable interrupt (NMI) to support up to 96 maskable interrupt sources and one non-maskable interrupt source. The actual number of interrupt sources varies by product.

		48 pins	64 pins	80 pins
Interrupts can be	external	11	12	12
masked	internal	33	33	44

5.10 Real-time Clock (RTC).

The real-time clock (RTC) has the following functions.

- > Counters with year, month, day, day, hour, minute, and second.
- Fixed cycle interrupt function (period: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month).
- > Alarm interrupt function (alarm: week, hour, minute)
- > 1Hz pin output function
- Supports crossover of the secondary system clock or master system clock as the operating clock of the RTC
- > The real-time clock interrupt signal (INTRTC) can be used as a wake-up in deep sleep mode
- > Supports a wide range of clock correction functions

Year, month, day, hour, minute, and second counts can only be performed if the secondary system clock (32.768kHz) or the crossover of the primary system clock is selected as the operating clock of the RTC. When a low-speed internal oscillator clock (15kHz) is selected, only a fixed-cycle interrupt function can be used.

5.11 Watchdog Timer

1-channel WWDT, 17bit watchdog timer runs with option byte setting count. The watchdog timer operates with a low-speed internal oscillator clock (15kHz). A watchdog timer is used to detect a program that is out of control. When a program runaway is detected, an internal reset signal is generated.

The following situations are judged to be out of control of the program:

- > When the watchdog timer counter overflows
- > When performing a 1-bit operation instruction on the Allow Register (WDTE) of the watchdog timer
- > When writing data other than "ACH" to the WDTE register
- > When writing data to the WDTE register while the window is closed



5.12 SysTick Timer

This timer is dedicated to RTOS, but can also be used as a standard decrement counter.

It features a 24-bit decreasing counter with a self-loading capacity counter that generates a shieldable system interrupt when the self-loading capacity counter reaches 0.

5.13 Timer Timer4

This product contains timer unit Timer4 with four 16-bit timers. Each 16-bit timer is called a "channel" and can be used as a separate timer or as a combination of multiple channels for advanced timer functionality.

For details of each feature, please refer to the following table.

	Independent channel operation function		Multi-channel linkage operation function
•	Interval timer	•	Single trigger pulse output
•	Square wave output	•	PWM output
•	External event counters	•	Multiple PWM outputs
•	Crossover		
•	Measurement of input pulse intervals		
•	Measurement of the high/low level width of the		
	input signal		
•	Latency counters		

5.13.1 Independent Channel Operation Function

The independent channel operation function is a function that can use any channel independently of other channel operating modes. The stand-alone channel operation function can be used as the following modes:

- 1) Interval Timer: Can be used as a reference timer for interrupting at fixed intervals (INTTMs).
- 2) Square Wave Output: Whenever an INTTM interrupt is generated, a flip is triggered to output a square wave of 50% duty cycle from the timer output pin (TO).
- 3) External Event Counter: Counts the effective edge of the input signal at the timer input pin (TI) and can be used as an event counter to generate an interrupt if a specified number of times are reached.
- 4) Divider function (Channel 0 of unit 0 only): The input clock of the timer input pin (TI00) is divided and then output from the output pin (TO00).
- 5) Measurement of input pulse interval: The interval between input pulses is measured by counting at the effective edge of the input pulse signal at the timer input pin (TI) and the effective edge of the next pulse is captured with the count value.
- 6) Measurement of the high/low width of the input signal: The width of the input signal is measured by counting at one edge of the input signal at the timer input pin (TI) and capturing the count value on the other edge.
- 7) Delay Counter: The active edge of the input signal at the timer input pin (TI) begins to count and generates an interrupt after any delay period has elapsed.



5.13.2 Multi-channel Linkage Operation Function

The multi-channel linkage operation function can combine the functions implemented by combining the master channel (the reference timer for the main control period) and the slave channel (the timer that operates in accordance with the main control channel). The multi-channel linkage operation function can be used as the following modes:

- 1) Single-trigger pulse output: Two channels are used in pairs to generate a single-trigger pulse that arbitrarily sets the output timing and pulse width.
- 2) PWM (Pulse Width Modulation) output: 2 channels are used in pairs to generate pulses that can arbitrarily set the period and duty cycle.
- Multiple PWM (Pulse Width Modulation) output: Up to 7 can be generated in fixed periods by extending the PWM function and using 1 master channel and multiple slave channels PWM signal for any duty cycle.

5.13.3 8-bit Timer Operation Function

The 8-bit timer run function uses a 16-bit timer channel as a function for two 8-bit timer channels. (Only Channel 1 and Channel 3 can be used).

5.13.4 LIN-bus Support Functionality

The Timer4 unit can be used to check whether the received signal in LIN-bus communication is suitable for the LIN-bus communication format.

- Detection of wake-up signals: The low width is measured by counting the beginning of the falling edge of the input signal at the UART serial data input pin (RxD) and capturing the count value on the rising edge. If the width of the low level is greater than or equal to a fixed value, it is considered a wake-up signal.
- 2) Detection of the spacer field: After detecting a wake-up signal, the low level width is measured by counting from the falling edge of the input signal at the UART serial data input pin (RxD) and capturing the count value on the rising edge. If the low level width is greater than or equal to a fixed value, it is considered to be a spacer field.
- 3) Measurement of synchronous field pulse width: After detecting the interval field, measure the low and high width of the input signal of the UART serial data input pin (RxD). The baud rate is calculated based on the bit interval of the synchronous field measured in this way.



5.14 Timer Timer8

80-pin products add timer unit Timer8 with eight 16-bit timers. Each 16-bit timer is called a "channel" and can be used as a separate timer or as a combination of multiple channels for advanced timer functionality.

5.14.1 Independent Channel Operation Function

The independent channel operation function is a function that can use any channel independently of other channel operating modes. The stand-alone channel operation function can be used as the following modes:

- 1) Interval Timer: Can be used as a reference timer for interrupting at fixed intervals (INTTMs).
- 2) Square Wave Output: Whenever an INTTM interrupt is generated, a flip is triggered to output a square wave of 50% duty cycle from the timer output pin (TO).
- 3) External Event Counter: Counts the effective edge of the input signal at the timer input pin (TI) and can be used as an event counter to generate an interrupt if a specified number of times are reached.
- 4) Measurement of input pulse interval: The interval between input pulses is measured by counting at the effective edge of the input pulse signal at the timer input pin (TI) and the effective edge of the next pulse is captured with the count value.
- 5) Measurement of the high/low width of the input signal: The width of the input signal is measured by counting at one edge of the input signal at the timer input pin (TI) and capturing the count value on the other edge.
- 6) Delay Counter: The active edge of the input signal at the timer input pin (TI) begins to count and generates an interrupt after any delay period has elapsed.

5.14.2 Multi-channel Linkage Operation Function

The multi-channel linkage operation function can combine the functions implemented by combining the master channel (the reference timer for the main control period) and the slave channel (the timer that operates in accordance with the main control channel). The multi-channel linkage operation function can be used as the following modes:

- 1) Single-trigger pulse output: Two channels are used in pairs to generate a single-trigger pulse that arbitrarily sets the output timing and pulse width.
- 2) PWM (Pulse Width Modulation) output: 2 channels are used in pairs to generate pulses that can arbitrarily set the period and duty cycle.
- Multiple PWM (Pulse Width Modulation) output: Up to 7 can be generated in fixed periods by extending the PWM function and using 1 master channel and multiple slave channels PWM signal for any duty cycle.



5.14.3 8-bit Timer Operation Function

The 8-bit timer run function uses a 16-bit timer channel as a function for two 8-bit timer channels. (Only Channel 1 and Channel 3 can be used).

5.15 Timer TimerA

This product contains a 16bit timer TimerA consisting of a reload register and a decrement counter. Available for the following modes of operation:

- > Timer mode: Count the count source (the count source can be a clock or an external event)
- > Pulse output mode: Counts the counting source and outputs the pulse in case of overflow
- > Event Counting Mode: External events are counted and can work in deep sleep mode.
- > Pulse Width Measurement Mode: The external pulse width is measured
- > Pulse Period Measurement Mode: Measure the external pulse period

5.16 Timer Timer M

This product has a built-in 2-channel 16bit timer TimerM optimized for motor control, which has the following 4 operating modes:

- Timer mode:
 - Input capture function (triggered by an external signal to retrieve the count value to the register)
 - Output comparison function (detects whether the count value and register value are the same, and can change the output of the pin during the test)
 - PWM function (continuous output of arbitrary pulse width)
- Reset synchronous PWM mode: output sawtooth modulation, three-phase waveform without dead time (6 pcs)
- > Complementary PWM mode: output triangular modulation, three-phase waveform with dead time (6 pcs)
- > PWM3 Mode: Output Phase PWM Waveform (2 pcs)

5.17 Timer TimerB

This product has a built-in 16bit timer TimerB, which has the following 3 modes:

- Timer mode:
 - The input snap function counts on both sides of the rise, fall, or rise/fall edges.
 - Output comparison function "L" level output, "H" level output, or alternate output
- > PWM mode: PWM output capable of any duty cycle.
- > Phase counting mode: The count value of a 2-phase encoder can be measured automatically.



5.18 Timer TimerC

This product contains a 16 bit timer TimerC that can be triggered by software, comparator, or timer timerM for input capture.

5.19 15-bit Interval Timer

A built-in 15-bit interval timer generates interrupts (INTIT) at any pre-set interval that can be used to wake up from deep sleep mode.

5.20 Clock Output/Buzzer Output Control Circuitry

The clock output controller is used to provide the clock to the peripheral IC, and the buzzer output controller is used to output the square wave of the buzzer frequency. Clock output or buzzer output is implemented by a dedicated pin.



5.21 Universal Serial Communication Unit

This product has built-in 4 universal serial communication units, each unit has a maximum of 4 serial communication channels. Enables standard SPI, simple SPI, UART, and Simple I²C communication functions. Taking the 80pin product as an example, the function allocation of each channel is as follows:

5.21.1 3-Wire Serial Interface (Simple SPI)

The serial clock (SCK) output of the master device transmits and receives data synchronously.

This uses 1 serial clock (SCK), 1 transmit serial data (SO), and 1 receive serial data (SI) for a total of 3 A clock-synchronous communication interface for communication lines to communicate.

[Send and receive data].

- > 7-16 bits of data length
- > Phase control of sending and receiving data
- > MSB/LSB preferred choice

[Clock control].

- > The choice of master or slave
- > Phase control of the input/output clock
- > The transfer period generated by the prescaler and the in-channel counter
- > Maximum transfer rate

Master communication: Max. F_{CLK}/2

Slave communication: Max. F_{MCK}/6

[Interrupt function].

> End of transfer interrupt, buffer empty interrupt

[Error detection flag].

Overflow error



5.21.2 SPI with Slave Chip Select

SPI serial communication interface supporting slave chip select input. This uses a slave chip select input (SSI), a serial clock (SCK), a transmit serial data (SO), and a receive serial data (SI) together Clock-synchronous communication interface for communication of 4 communication lines.

[Send and receive data].

- > 7-16 bits of data length
- > Phase control of sending and receiving data
- MSB/LSB preferred choice
- > Level settings for sending and receiving data

[Clock control].

- > Phase control of the input/output clock
- > The transfer period generated by the prescaler and the in-channel counter
- > Maximum transfer rate

Slave communication: Max. F_{MCK}/6

[Interrupt function].

> End of transfer interrupt, buffer empty interrupt

[Error detection flag].

Overflow error



5.21.3 UART

The function of asynchronous communication through two lines of serial data transmission (TxD) and serial data receiving (RxD). Using these two communication lines, data is sent and received asynchronously (using the internal baud rate) with other communicating parties in a data frame (consisting of a start bit, data, parity bit, and stop bit). Full-duplex UART communication can be achieved by using two channels, send private (even channel) and receive private (odd channel), and LIN-bus can be supported by combining Timer4 unit and external interrupt (INTP0).

[Send and receive data].

- > 7-bit, 8-bit, 9-bit, and 16-bit data length
- MSB/LSB preferred choice
- > Level setting and inversion selection of transmitted and received data
- > Additional parity functions for parity bits
- > Attaching of stop bits, detection of stop bits

[Interrupt function].

- > End of transfer interrupt, buffer empty interrupt
- > Error interrupts caused by frame errors, parity errors, or overflow errors

[Error detection flag].

> Frame error, parity error, overflow error

[LIN-bus function].

- Detection of wake-up signals
- Detection of spaced field (BF).
- > Measurement of the synchronous field, calculation of the baud rate



5.21.4 Simple I²C

The function of clock synchronization communication with multiple devices through two lines of serial clock (SCL) and serial data (SDA). Because this simple I²C is designed for single communication with devices such as flash memory and A/D converters, it can only be used as a master device. The start and stop conditions, like the operating control registers, must comply with the AC characteristics and be handled by software.

[Send and receive data].

- > Main control transmission, master receiving (limited to single main control master function)
- > ACK output function Note, ACK detection function

> 8 bits of data length (when sending the address, specify the address with a height of 7 bits, and use the lowest bit for R/W control).

> Start and stop conditions are generated through software

[Interrupt function].

> The end of the transfer is interrupted

[Error detection flag].

> ACK error, overflow error

[Features not supported by Simple I²C].

- Slave send, slave receive
- > Multi-master function (arbitration failure detection function)
- Wait for the detection function



5.22 Standard Serial Interface IICA

Serial interface IICA has the following 3 modes:

- Stop-Run mode: This is a mode used when no serial transfer is taking place, which reduces power consumption.
- I²C bus mode (multi-master supported): This mode transfers 8-bit data to multiple devices via two wires of the serial clock (SCLA) and the serial data bus (SDAA). In accordance with the I²C-bus format, the master device can generate "start conditions", "addresses", " for the slave devices on the serial data bus, "address", " Indication of the direction of transmission", "Data" and "Stop condition". The slave automatically detects the received status and data through the hardware. This feature simplifies the I²C-bus control portion of the application. Because the SCLA and SDAA pins of the serial interface IICA are used as open-drain outputs, the serial clock line and serial data bus require pull-up resistors.
- Wake-up mode: In deep sleep mode, deep sleep mode can be released by generating an interrupt request signal (INTIICA) when receiving the extension code or local station address of the autonomous control device. This is set via the IICA control register.

5.23 Controller CAN

Universal CAN controller interface function in accordance with the CAN protocol in accordance with the standard in ISO 11898.

- > Compliant with ISO 11898 and tested in accordance with ISO/DIS 16845 (CAN Conformity).
- > Use standard frames and extended frames to implement receive and send
- Communication speed: maximum 1Mbps. (CAN input clock greater than or equal to 8MHz)
- > 1 channel has 16 message caches
- Receive/send history list function
- Automatic block transfer function
- > Multi-cache receive block capability
- > Masking settings for four modes per channel



5.24 Analog-to-digital Converters (ADCs).

This product contains a 12-bit resolution analog-to-digital converter SARADC, which converts analog inputs to digital values, and supports up to 21 channels of ADC analog inputs (ANI0 to ANI20). The ADC contains the following features:

- > 12-bit resolution, slew rate 1.42Msps.
- > Trigger mode: Support software trigger, hardware trigger and hardware trigger in standby
- > Channel selection: Supports two modes: single-channel selection and multi-channel scanning
- > Conversion mode: Supports single conversion and continuous conversion
- \succ Operating voltage: Supports 2.0V \leqslant V_{DD} \leqslant 5.5V operating voltage range
- Senses the built-in reference voltage (1.45V) and temperature sensor.

THE ADC Call 30	anous AD conversion	The combination of modes described below.
	Software triggered	Start the conversion with software operation.
	Hardware triggers no-wait	Start the conversion by detecting a hardware trigger.
Trigger mode	The hardware triggers the wait mode	In power-off transition standby, power is plugged in by detecting a hardware trigger and the transition automatically begins after the A/D power stabilization wait time.
Channel coloction	Select the mode	Select 1 channel of analog inputs for A/D conversion.
Channel selection mode	Scan mode	A/D conversion of analog inputs for 4 channels sequentially. Four consecutive channels from ANI0 to ANI15 can be selected as analog
	Single conversion mode	Performs 1 A/D conversion on the selected channel.
Conversion mode	Continuous conversion	Continuous A/D conversion of the selected channel until stopped by the
	mode	software.
Sample time/conversion time	Number of sample clocks/conversion clocks	The sample time can be set by registers, with the default value of 13.5 clk for the number of sample clocks and 31.5 clk for the number of converted clocks.

The ADC can set various A/D conversion modes using the combination of modes described below.

5.25 Digital-to-analog Converters (DAC)

This product contains a 2-channel 8-bit resolution analog-to-digital converter DAC that converts digital inputs to analog signals. Has the following characteristics:

- > 8-bit resolution D/A converter
- > Supports the outputs of two independent analog channels
- R-2R ladder network
- Built-in real-time output function



5.26 Programmable Gain Amplifier (PGA)

Two programmable gain amplifiers (PGA0 and PGA1) are included in this product with the following functions

- > There are 7 options for amplification gain per PGA: 4x, 8x, 10x, 12x, 14x, 16x, 32x
- An external pin can be selected as ground for the PGA negative feedback resistor (available as differential mode).
- > The output of PGA0 can be selected as an analog input for an A/D converter or as an analog input at the positive end of Comparator 0 (CMP0).
- > The output of PGA1 can be selected as an analog input for A/D converters

5.27 Comparators (CMP)

This product has built-in two-channel comparators CMP0 and CMP1 with the following functions:

- > External input and reference multi-channel options for CMP1.
- > An external reference input and an internal reference voltage can be selected for the reference.
- > The cancellation width of the noise cancellation digital filter can be selected.
- > Detects the active edge of the comparator output and generates an interrupt signal.
- > Detects the active edge of the comparator output and outputs the event signal to the linkage controller.

5.28 Two-wire Serial Debug Port (SW-DP)

ARM's SW-DP interface allows connection to a microcontroller via a serial line debugging tool.

5.29 Security Features

5.29.1 Flash CRC Computing Functions (High-speed CRC, Generalpurpose CRC)

Detect data errors in flash memory by CRC operation.

The following two CRCs can be used according to different uses and conditions of use.

> High-speed CRC: In the initialization program, it can stop the operation of the CPU and check the entire code flash memory area at high speed.

> Generic CRC: In CPU operation, it is not limited to the flash memory area of the code but can be used for multi-purpose inspection.

5.29.2 RAM Parity Error Detection Function

When reading RAM data, parity errors are detected.

5.29.3 SFR Protection Features

Prevent important SFRs (Special Function Registers) from being overwritten due to CPU runaways.

5.29.4 Illegal Memory Access Detection Function

Detects illegal access to illegal memory areas (areas without memory or areas with restricted access).

5.29.5 Frequency Detection Function

Self-test CPU or peripheral hardware clock frequency using Timer4 units.

5.29.6 A/D Testing Capabilities

The A/D is converted to the A/D converter's positive (+) reference, negative (-) reference, analog input channel (ANI), temperature sensor output voltage, and internal reference voltage. The converter performs self-test.



5.29.7 Digital Output Signal Level Detection Function for

Input/Output Ports

When the input/output ports are in output mode, the output level of the pin can be read.

5.30 Key Function


A key interrupt (INTKR) can be generated by pressing the key interrupt input pin (KR0 to KR7) to enter the falling edge.



6 Electrical Characteristics

6.1 Typical Application of Peripheral Circuits

Device connections for typical MCU application peripheral circuits refer to the following:





6.2 Absolute Maximum Voltage Rating

(T_A= -40~125°C)

Item	Symbol	Condition	Rating	Unit
	V _{DD}	-	-0.5~+6.5	V
Supply voltage	EVDD	-	-0.5~+6.5	V
Input voltage	VII	P00~P06, P10~P17, P30, P31, P40~P45 P50~P55, P64~P67, P70~P77, P100 P110~P111, P120, P136, P140~P144 P146~P147, P150~P153	-0.3~EV _{DD} +0.3 and -0.3~V _{DD} +0.3 ^{Note1}	V
	V _{I2}	P60~P63(N-channel drain open)	-0.3~+6.5	V
	V _{I3}	P20~P27, P121~P124, P137, EXCLK EXCLKS, RESETB	-0.3~V _{DD} +0.3 ^{Note1}	V
Output voltage	V ₀₁	P00~P06, P10~P17, P30, P31, P40~P45 P50~P55, P60~P67, P70~P77, P100 P110~P111, P120, P136, P140~P144 P146~P147, P150~P153	-0.3~EV _{DD} +0.3 and -0.3~V _{DD} +0.3 ^{Note1}	v
	V _{O2}	P20~P27, P137	-0.3~V _{DD} +0.3 ^{Note1}	V
Analog input	VAI1	ANI8~ANI20	-0.3~EV _{DD} +0.3 and -0.3~AV _{REF} (+)+0.3 ^{Note1,2}	V
voltage	V _{Al2}	ANI0~ANI7	-0.3~V _{DD} +0.3 and -0.3~AV _{REF} (+)+0.3 ^{Note1,2}	V

Note1: Not to exceed 6.5V.

Note2: The pin of the A/D conversion object cannot exceed $AV_{REF}(+)+0.3$.

Note: Even if 1 item in each project exceeds the absolute maximum rating instantaneously, the quality of the product may be reduced. The absolute maximum rating is the rating that may cause physical damage to the product and must be used in a state that does not exceed the rated value.

Remark:

- 1. Unless specifically specified, the characteristics of the multiplexed pin are the same as those of the port pin.
- 2. AV_{REF}(+): The positive (+) reference voltage of the A/D converter
- 3. Use V_{SS} as the reference voltage.
- 4. The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.



6.3 Absolute Maximum Current Rating

(T_A= -40~125°C)

Item	Symbol		Condition	Rating	Unit
		Each pin	P00~P06, P10~P17, P30, P31, P40~P45, P50~P55 P64~P67, P70~P77, P100, P110~P111, P120, P130 P136, P137, P140~P144, P146~P147, P150~P153	-40	mA
High output current	Он1	Total pins -	P00~P04, P40~P45, P120, P130, P136, P137 P140~P144, P150~P153	-70	mA
Gunchi		170mA	P05, P06, P10~P17, P30, P31, P50~P55, P64~P67 P70~P77, P100, P110~P111, P146, P147	-100	mA
		Each pin	- P20~P27	-3	mA
	OH2	Total pins	- F20~F27	-15	mA
		Each pin	P00~P06, P10~P17, P30, P31, P40~P45, P50~P55 P60~P67, P70~P77, P100, P110~P111, P120, P130 P136, P137, P140~P144, P146~P147, P150~P153	40	mA
Low output	OL1	The total pins are 170mA	P00~P04, P40~P45, P120, P130, P136, P137 P140~P144, P150~P153	100	mA
current			P05, P06, P10~P17, P30, P31, P50~P55, P60~P67 P70~P77, P100, P110~P111, P146, P147	120	mA
	I _{OL2}	Each pin	P20~P27	15	mA
	TOL2	Total pins		45	mA
Operating ambient temperature	TA	Usually run When flash programming		-40~125	°C
Storage temperature	T _{stg}		-	-65~150	°C

Note: Even if 1 item in each project exceeds the absolute maximum rating instantaneously, the quality of the product may be reduced. The absolute maximum rating is the rating that may cause physical damage to the product and must be used in a state that does not exceed the rated value.

Remark:

- 1. Unless specifically specified, the characteristics of the multiplexed pin are the same as those of the port pin.
- 2. The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.



6.4 Oscillation Circuit Characteristics

6.4.1 X1, XT1 Features

(T _A = -40~125°C,2.0V≤V _I	_{DD} ≪5.5V,V _{SS} =0V)

Item	Resonators	Condition	Min	Тур	Max	Unit
X1 clock oscillation frequency (F _x).	Ceramic resonator/crystal resonator	-	1.0	-	20.0	MHz
X1 clock oscillation settling time	Ceramic resonator/crystal resonator	20MHz,C=10pF	-	15	-	ms
X1 clock oscillation feedback resistor	Ceramic resonator/crystal resonator	-	0.6	-	1.8	MΩ
XT1 clock oscillation frequency (F _{XT}).	Crystal resonators	-	32	32.768	35	kHz
XT1 clock oscillation settling time	Crystal resonators	32.768kHz,C=20pF	-	2	-	s

Note:

1. It only indicates the frequency tolerance range of the oscillation circuit, and refer to the AC characteristics for the execution time of the instruction.

2. Please commission a resonator manufacturer to evaluate the installation circuit and use it after confirming the oscillation characteristics.

3. The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.



6.4.2 Internal Oscillator Features

(T_A= -40~125°C,2.0V≪V_{DD}≪5.5V,V_{SS}=0V)

Resonators	Condition	Min	Тур	Max	Unit
Clock frequency (F _{IH}) of the high-speed internal oscillator Note1,2	-	1.0	-	64.0	MHz
High-speed internal oscillator settling time (T _{SU}).	-	-	12	-	us
	T _A = 10~70°C	-1.0	-	+1.0	%
Clock frequency accuracy of a high-speed	T _A =0~105°C	-1.5	-	+1.5	%
internal oscillator	T _A = -10~125°C	-2.0	-	+2.0	%
	T _A = -40~125°C	-4.0	-	+4.0	%
The clock frequency (F _{IL}) of the low-speed internal oscillator	-	12	15	18	KHz

Note:

- 1. Select the frequency of the high-speed internal oscillator via the option byte.
- 2. Indicates only the characteristics of the oscillation circuit, please refer to the AC characteristics for the execution time of the instruction.
- Remark: Low temperature specification value shall be guaranteed by the design, and low temperature conditions shall not be measured in mass production.

6.4.3 PLL Oscillator Characteristics

Resonators	Condition	Min	Тур	Max	Unit
PLL input frequency Note1	-	4.0	-	8.0	MHz
PLL lock time	-	40	-	-	ms

Note1: Only the characteristics of the oscillation circuit are indicated, please refer to the AC characteristics for the execution time of the instruction

Remark: Low temperature specification value shall be guaranteed by the design, and low temperature conditions shall not be measured in mass production.



6.5 DC Characteristics

6.5.1 Pin Characteristics

$(T_A = -40 \sim 125^{\circ}C, 2.0V \leq EV_{DD} = V_{DD} \leq 5.5V, V_{SS} = E_{VSS} = 0V)$

Project	Symbol	Condition		Min	Тур	Max	Unit
		P00~P06, P10~P17, P30, P31 P40~P45, P50~P55, P64~P67 P70~P77, P100, P110~P111	2.0V≪EV _{DD} ≪5.5V -40~85°C	-	-	-12.0 ^{Note2}	
		P120, P130, P136, P137 P140~P144, P146~P147 P150~P153 1 pin alone	2.0V≪EV _{DD} ≪5.5V 85~125°C	-	-	-6.0 ^{Note2}	. mA
		P00~P04, P40~P45, P120	4.0V≪EV _{DD} ≪5.5V -40~85°C	-	-	-60.0	
		P130, P136, P137 P140~P144, P150~P153	4.0V≪EV _{DD} ≪5.5V 85~125°C	-	-	-30.0	mA
		Total pins (at duty cycle \leq 70% ^{Note3})	2.4V≤EV _{DD} <4.0V	-	-	-12.0	mA
	Іон1		2.0V≤EV _{DD} <2.4V	-	-	-6.0	mA
		P05, P06, P10~P17, P30, P31 P50~P55, P64~P67, P70~P77 P100, P110~P111 P146, P147Total pins (at duty cycle \leq 70% ^{Note3}).	4.0V≤EV _{DD} ≤5.5V -40~85°C	-	-	-80.0	- mA
High output current Note1			4.0V≪EV _{DD} ≪5.5V 85~125°C	-	-	-30.0	
			2.4V≤EV _{DD} <4.0V	-	-	-20.0	mA
			2.0V≤EV _{DD} <2.4V	-	-	-10.0	mA
		Total pins (at duty cycle ≤ 70% ^{Note3})	4.0V≤EV _{DD} ≤5.5V -40~85°C	-	-	-140.0	
			4.0V≪EV _{DD} ≪5.5V 85~125°C	-	-	-60.0	mA
-			2.4V≤EV _{DD} ≤4.0V	-	-	-30.0	
			2.0V≤EV _{DD} ≤2.4V	-	-	-15.0	
		P20~P27 1 pin alone	2.0V≤V _{DD} ≤5.5V	-	-	-2.5 Note2	mA
	I _{OH2} –	Total pins (at duty cycle \leq 70% Note3)	2.0V≤V _{DD} ≤5.5V	-	-	-10	mA

Note1: This is the current value that guarantees the operation of the device even if the current flows from the EV_{DD} and V_{DD} pins to the output pins.

Note2: The total current value cannot be exceeded.

Note3: This is the output current value for the "duty cycle \leq 70% condition". The output current value > of 70% can be calculated using the following calculation method (if the duty cycle is changed to n%).

Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$.

<calculation example>I_{OH} = -10.0mA,n =80%

Total output current of pins = (-10.0×0.7)/(80×0.01) ≈-8.7mA

The current at each pin does not vary due to duty cycle and does not flow above the absolute maximum rating.

Note: In N-channelopen-drain mode, pins set to active N-channel open-drain do not output high.

Remarks:

- 1. Unless specifically specified, the characteristics of the multiplexed pin are the same as those of the port pin.
- 2. Low temperature specification value shall be guaranteed by the design, and low temperature conditions shall not be measured in mass production.



Project	Symbol	Condition	Min	Тур	Max	Unit	
		P00~P06, P10~P17, P30, P31 P40~P45, P50~P55, P60~P67 P70~P77, P100, P110~P111, P120	2 ^{.UV≈EV} _{DD} ≤5.5V -40~85°C	-	-	30 Note2	mA
		P130, P136, P137, P140~P144 P146~P147, P150~P153 1 pin alone	2 ^{.0V≈EV} _{DD} ≤5.5V 85~125°C	-	-	15 Note2	
			4.0V≪EV _{DD} ≪5.5V -40~85°C	-	-	100	
		P00~P04, P40~P45, P120, P130 P136, P137, P140~P144, P150~P153	4.0V≪EV _{DD} ≪5.5V 85~125°C	-	-	50	mA
		Total pins (at duty cycle ≤ 70% ^{Note3}). P05, P06, P10~P17, P30, P31 P50~P55, P60~P67, P70~P77, P100 P110~P111, P146, P147 Total pins (at duty cycle ≤ 70% ^{Note3}). Total pins (at duty cycle ≤ 70% ^{Note3})	2.4V≤EV _{DD} <4.0V	-	-	30	mA
Low			$2.0V \leq EV_{DD} \leq 2.4V$	-	-	15	mA
output	I _{OL1}		4.0V≪EV _{DD} ≪5.5V -40~85°C	-	-	120	
Current Note1			4 ^{.UV≈} EV _{DD} ≪5.5V 85~125°C	-	-	60	mA
			2.4V≤EV _{DD} <4.0V	-	-	40	mA
			2.0V≤EV _{DD} <2.4V	-	-	20	mA
			4.0V≪EV _{DD} ≪5.5V -40~85°C	-	-	150	
			4.0V≪EV _{DD} ≪5.5V 85~125°C	-	-	80	mA
			2.4V≤EV _{DD} ≤4.0V	-	-	50	
			2.0V≤EV _{DD} ≤2.4V	-	-	30	
	I _{OL2}	P20~P27 1 pin alone	$2.0V \leq V_{DD} \leq 5.5V$	-	-	6 Note2	mA
	OL2	Total pins (at duty cycle \leq 70% ^{Note3})	$2.0V \leq V_{DD} \leq 5.5V$	-	-	20	mA

(T_A= -40~125°C, 2.0V≤EV_{DD}=V_{DD}≤5.5V, V_{SS}=EV_{SS}=0V)

Note1: This is the current value that guarantees the operation of the device even if the current flows from the output pin to the EVss and Vss pins.

- Note2: The total current value cannot be exceeded.
- Note3: This is the output current value for the "duty cycle ≤70% condition". The output current value of 70% is changed to duty cycle>can be calculated using the following calculation (if the duty cycle is changed to n%).

Total output current = $(I_{OL} \times 0.7)/(n \times 0.01)$.

 \leq calculation example \geq I_{OL}= 10.0mA,n = 80%

Total Output Current = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA Each pin does not vary due to duty cycle and does not flow above the absolute maximum rating.

Note:

- 1. Unless specifically specified, the characteristics of the multiplexed pin are the same as those of the port pin.
- 2. Low temperature specification value shall be guaranteed by the design, and low temperature conditions shall not be measured in mass production.



(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Project	Symbol	Condition	Min	Тур	Max	Unit	
Power supply input voltage	V _{DD} EV _{DD}	-	2.0	-	5.5	V	
The supply ground input voltage	V _{SS} EVss	_		-0.3	-	-	V
	V _{IH1}	P00~P06, P10~P17, P30, P31 P40~P45, P50~P55, P64~P67 P70~P77, P100, P110~P111 P120, P136, P140~P144 P146~P147, P150~P153	Schmidt input	0.8EV _{DD}	-	EV _{DD}	V
High input		P01, P03, P04, P10, P14~P17	TTL input 4.0V≪EV _{DD} ≪5.5V	2.2	-	EV _{DD}	V
voltage	VIH2	P30, P43~P44, P50, P55 P142~P143	TTL input 3.3V≤EV _{DD} <4.0V	2.0	-	EV _{DD}	V
			TTL input 2.0V≪EV _{DD} <3.3V	1.5	-	EV _{DD}	V
	V _{IH3}	P20~P27, P137	0.7V _{DD}	-	V _{DD}	V	
	V _{IH4}	P60~P63	0.7EV _{DD}	-	6.0	V	
	V _{IH5}	P121~P124, EXCLK, EXCLKS, F	0.8V _{DD}	-	V _{DD}	V	
	V _{IL1}	P00~P06, P10~P17, P30, P31 P40~P45, P50~P55, P64~P67 P70~P77, P100, P110~P111 P120, P136, P140~P144 P146~P147, P150~P153	Schmidt input	0	-	0.2EV _{DD}	V
Low input			TTL input 4.0V≪EV _{DD} ≪5.5V	0	-	0.8	V
voltage	V _{IL2}	P01, P03, P04, P10, P14~P17 P30, P43~P44, P50, P55	TTL input 3.3V≤EV _{DD} <4.0V	0	-	0.5	V
		P142~P143	TTL input 2.0V≤EV _{DD} <3.3V	0	-	0.32	V
	VIL3	P20~P27, P137		0	-	0.3V _{DD}	V
	V _{IL4}	P60~P63		0	-	0.3EV _{DD}	V
	VIL5	P121~P124, EXCLK, EXCLKS, F	RESETB	0	-	0.2V _{DD}	V

Note: Even N-channel open-drain mode, the V_{IH} maximum (MAX.) of the pin set to active N-channel open-drain is EV_{DD} .

Remark:

- 1. Unless specifically specified, the characteristics of the multiplexed pin are the same as those of the port pin.
- 2. The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.

Project	Symbol	EVDD=VDD≈5.5V, Vss=EVss Conditio	Condition			Max	Unit
			$4.0V{\leqslant}EV_{DD}{\leqslant}5.5V,$	EV _{DD} -1.5	-	_	v
		P00~P06, P10~P17, P30	I _{OH1} = -12.0mA				
		P31, P40~P45, P50~P55	$4.0V \leq EV_{DD} \leq 5.5V$,	EV _{DD} -0.7			v
	V _{OH1}	P64~P67, P70~P77, P100	I _{OH1} = -6.0mA		_	_	v
		P110~P111, P120, P130	$2.4V \leq EV_{DD} \leq 5.5V$,	EV _{DD} -0.6	-		v
		P136, P137, P140~P144	I _{он1} = -3.0mА		-	_	v
		P146~P147, P150~P153	$2.0V \leq EV_{DD} \leq 5.5V$,	EV _{DD} -0.5		-	v
High output voltage			I _{ОН1} = -2mA		-	-	v
Fight output voltage			4.0V≤V _{DD} ≤5.5V,	EV _{DD} -1.5	-		v
			I _{OH2} = -2.5mA		-	-	v
			$4.0V \leq V_{DD} \leq 5.5V$,	EV _{DD} -0.7			v
	V _{OH2}	P20~P27	I _{OH2} = -1.5mA		-	-	V
	V OH2		$2.4V \leq V_{DD} \leq 5.5V$,		-	-	v
			I _{ОН2} = -0.5mA	EV _{DD} -0.6			V
			$2.0V \leq V_{DD} \leq 5.5V,$	V _{DD} -0.5		_	v
			I _{OH2} = -0.4mA	0.0	-	-	V
			4.0V≤EV _{DD} ≤5.5V,			1.2	v
		P00~P06, P10~P17, P30	I _{OL1} =30.0mA	-	-	1.2	V
		P31, P40~P45, P50~P55	4.0V≤EV _{DD} ≤5.5V,			0.7	V
	V _{OL1}	P60~P67, P70~P77, P100	I _{OL1} =15.0mA	-	-	0.7	V
	OL1	P110~P111, P120, P130	2.4V≤EV _{DD} ≤5.5V,			0.4	V
		P136, P137, P140~P144	I _{OL1} =6.0mA	-	-	0.4	V
		P146~P147, P150~P153	$2.0V \leq EV_{DD} \leq 5.5V,$			0.4	V
			I _{OL1} =4.0mA	-	-	0.4	V
Low output voltage			4.0V≤V _{DD} ≤5.5V,			1.0	V
			I _{OL2} =6.0mA	-	-	1.2	V
			4.0V≤V _{DD} ≤5.5V,			0.7	
	N	D20- D27	I _{OL2} =4.0mA	-	-	0.7	V
	V _{OL2}	P20~P27	2.4V≤V _{DD} ≤5.5V,			0.4	v
			I _{OL2} =1.5mA	-	-	0.4	V
			2.0V≤V _{DD} ≤5.5V,			0.4	V
			I _{OL2} =1.0mA	-		0.4	

(T_A= -40 ~125°C, 2.0V≤EV_{DD}=V_{DD}≤5.5V, V_{SS}=EV_{SS}=0V)

Note: Even N-channel open-drain mode, pins set to active N-channel open-drain do not output high. Remark:

- 1. Unless specifically specified, the characteristics of the multiplexed pin are the same as those of the port pin.
- 2. The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.



(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Project	Symbol	Condition		Min	Тур	Max	Unit
High input	I _{LIH1}	P00~P06, P10~P17, P30, P31 P40~P45, P50~P55, P60~P67 P70~P77, P100, P110~P111 P120, P130, P136 P140~P144, P146~P147 P150~P153	P40~P45, P50~P55, P60~P67 P70~P77, P100, P110~P111 P120, P130, P136 P140~P144, P146~P147		-	1	uA
leakage	I _{LIH2}	P20~P27, P137, RESETB	VI=VDD	-	-	1	uA
Current	I _{LIH3}	P121~P124(X1, X2, EXCLK	V _I =V _{DD} , when the input port and external clock are in	-	-	1	uA
		XT1, XT2, EXCLKS)	V _I =V _{DD} , when a resonator is connected	-	-	10	uA
Low input	I _{LIL1}	P00~P06, P10~P17, P30, P31 P40~P45, P50~P55, P60~P67 P70~P77, P100, P110~P111 P120, P130, P136 P140~P144, P146~P147 P150~P153	V _I =EV _{SS}	-	-	-1	uA
leakage current	I _{LIL2}	P20~P27, P137, RESETB	V _I =V _{SS}	-	-	-1	uA
current	I _{LIL3}	P121~P124(X1, X2, EXCLK	V _I =V _{SS} , when the input port and external clock are in	-	-	-1	uA
		XT1, XT2, EXCLKS)	V _I =V _{SS} , when a resonator is connected	-	-	-10	uA
Internal pull-up resistor	Ru	P00~P06, P10~P17, P30, P31 P40~P45, P50~P55, P64~P67 P70~P77, P100, P110~P111 P120, P136, P137 P140~P144, P146~P147	V _I =EV _{SS} ,when entering the port	10	30	100	ΚΩ

Note:

- 1. Unless specifically specified, the characteristics of the multiplexed pin are the same as those of the port pin.
- 2. The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.



6.5.2 Supply Current Characteristics

Project	Symbol		Со	ndition		Min	Тур	Max	Unit
			High-speed	F _{HOCO} =64MHz,F _{IH} =	64MHz ^{Note3}	-	7.6	15	
			internal	FHOCO=48MHz,FIH=	48MHz ^{Note3}	-	7.0	12	mA
			oscillator	F _{HOCO} =32MHz,F _{IH} =	32MHz ^{Note3}	-	6.0	10	
					Input square wave	-	4.0	8.0	
loo1	Idd1	Run mode	High-speed master system	F _{MX} =20MHz ^{Note2}	Connecting crystal oscillator	-	4.0	8.0	mA
			The secondary		Input square wave	-	70	150	
			system clock runs	F _{SUB} =32.768KHz Note4	Connecting crystal oscillator	-	70	150	uA
		Sleep mode	Lligh apped	F _{HOCO} =64MHz,F _{IH} =	64MHz Note3	-	2.0	7.8	
Supply			High-speed internal oscillator	F _{HOCO} =48MHz,F _{IH} =	48MHz ^{Note3}	-	1.6	6.5	mA
Current Note1				F _{HOCO} =32MHz,F _{IH} =	32MHz Note3	-	1.2	4.5	
			High-speed master system		Input square wave	-	0.7	3.2	
	I _{DD2}			F _{MX} =20MHz ^{Note2}	Connecting crystal oscillator	-	0.7	3.2	mA
			The secondary		Input square wave	-	1.2	60	
			system clock runs	FSUB=32.768KHz Note5	Connecting crystal oscillator	-	1.2	60	uA
			T _A = -40°C~25°C	V _{DD} =3.0V		-	0.8	1.4	
		Deep sleep	T _A = -40°C~85°C	V _{DD} =3.0V		-	0.8	15	1.
	DD3 Note6	mode ^{Note7}	T _A = -40°C~105°C	C V _{DD} =3.0V		-	0.8	22	- uA
			T _A = -40°C~125°C	2 V _{DD} =3.0V		-	0.8	55	

(T_A= -40~125°C, 2.0V≪EV_{DD}=V_{DD}≪5.5V, V_{SS}=EV_{SS}=0V)

Note2: This is a case where the high-speed internal oscillator and the subsystem clock stop oscillating.

Note3: This is when the high-speed master system clock and the secondary system clock stop oscillating.

Note1: This is the total current flowing through V_{DD} and EV_{DD}, including input pins fixed as V_{DD}, EV_{DD} or V_{SS}, EV_{SS} The input leakage current of the state. TYP. Value: The CPU is in multiplication instruction execution (I_{DD1}) and does not contain peripheral operating current. MAX.Value: The CPU is in multiplication instruction execution (I_{DD1}) and contains peripheral operating current, but does not contain current flowing to the A/D converter, LVD circuitry, I/O port, and internal pull-up or pull-down resistors. It also does not include the current at which the data flash is overwritten.

- Note4: This is a case where the high-speed internal oscillator and the high-speed master system clock stop oscillating.
- Note5: This is a case where the high-speed internal oscillator and the high-speed master system clock stop oscillating. Contains current flowing to the RTC, but does not flow to the 15-bit interval timer and watchdog The current of the timer.

Note6: Does not include current to RTCs, 15-bit interval timers, and watchdog timers.

Note7: For current values when the secondary system clock is running in deep sleep mode, refer to the current value when the secondary system clock is running in sleep mode.

Remark:

- F_{HOCO}: Clock frequency of high-speed internal oscillator, F_{IH}: System clock frequency provided by high-speed internal oscillator.
- 2. F_{SUB}: External subsystem clock frequency (XT1/XT2 clock oscillation frequency).
- 3. F_{MX}: External master system clock frequency (X1/X2 clock oscillation frequency).
- 4. TYP. The temperature condition of the value is $T_A=25^{\circ}C$.
- 5. The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.



Parameter	Symbol		Condition	Min	Тур	Max	Unit
Low-speed internal							
oscillator operating	I _{FIL} Note1			_	0.2		uA
	IFILMOLET		-	-	0.2	-	uA
current							
RTC operating current	RTCNote1,2,3		-	-	0.04	-	uA
15-bit interval timer	IT Note1,2,4		_	_	0.02	_	uA
operating current	•11				0.02		u/ (
Watchdog timer	Note1 2.5				0.00		
operating current	WDT Note1,2,5	F⊩=15KHz		-	0.22	-	uA
		ADC HS mo	de@64MHz	-	2.2	-	mA
The A/D converter	1	ADC HS mo	de@4MHz	-	1.3	-	mA
operates current	ADCNote1,6	ADC LC mod	de@24MHz	-	1.1	-	mA
		ADC LC mod	de@4MHz	-	0.8	-	mA
The D/A converter	1	Deschargel					
operates current	IDACNote1,8	Per channel		-	1.4	-	mA
PGA operating current	-	Per channel		-	480	700	uA
			The internal reference		00	100	
Comparator operating			voltage is not used	-	60	100	uA
current	CMPNote1,9	Per channel	An internal reference				
			voltage is used	-	80	140	uA
LVD operating current	ILVDNote1,7		-	-	0.08	-	uA

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Note1: This is the current flowing through V_{DD} .

- Note2: This is a case where the high-speed internal oscillator and the high-speed system clock stop oscillating.
- Note3: This is the current that only flows to the real-time clock (RTC) (excluding the operating current of the low-speed internal oscillator and XT1 oscillation circuitry). With the real-time clock running in operating mode or sleep mode, the current value of the microcontroller is I_{DD1} or I_{DD2} plus the value of I_{RTC}. In addition, when selecting a low-speed internal oscillator, I_{FIL} must be added. I_{DD2} when the subsystem clock is running contains the operating current of the real-time clock.
- Note4: This is the current that only flows to the 15-bit interval timer (excluding the operating current of the low-speed internal oscillator and the XT1 oscillation circuit). In the case of a 15-bit interval timer in operating mode or sleep mode, the current value of the microcontroller is I_{DD1} or I_{DD2} plus the value of I_{IT}. In addition, when selecting a low-speed internal oscillator, IFIL must be added.
- Note5: This is the current that only flows to the watchdog timer (including the operating current of the lowspeed internal oscillator). With the watchdog timer running, the current value of the microcontroller is I_{DD1} or I_{DD2} or I_{DD3} plus the value of I_{WDT}.
- Note6: This is the current that only flows to the A/D converter. In either run mode or sleep mode with the A/D converter running, the current value of the microcontroller is I_{DD1} or I_{DD2} plus the value of I_{ADC} .
- Note7: This is the current that only flows to the LVD circuit. In the case of LVD circuit operation, the current value of the microcontroller is I_{DD1} or I_{DD2} or I_{DD3} plus the value of I_{LVD} .
- Note8: This is the current that only flows to the D/A converter. When the D/A converter is running in operating

or sleep mode, the current value of the microcontroller is I_{DD1} or I_{DD2} plus the value of I_{DAC} .

Note9: This is the current that only flows to the comparator circuit. With the comparator circuit running, the current value of the microcontroller is I_{DD1} or I_{DD2} or I_{DD3} plus the value of the I_{CMP} .

Remark:

- 1. F_{IL} : The clock frequency of the low-speed internal oscillator
- 2. TYP. The temperature condition of the value is $T_A = 25^{\circ}C$.
- 3. The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.



6.6 AC Characteristics

Item	Symbol		Conditi	on	Min	Тур	Max	Unit
Instruction period (minimum	I _{CY}	The master clock (FMAIN		2.0V≤V _{DD} ≤5.5V	0.015625	-	1	us
instruction execution time)	CY	The second clock (F _{SUB})		2.0V≤V _{DD} ≤5.5V	28.5	30.5	31.3	us
External system	F _{EX}	2.0V≤V _{DD} ≤	2.0V≪V _{DD} ≪5.5V			-	20.0	MHz
clock frequency	F _{EXS}	2.0V≤V _{DD} ≤	2.0V≤V _{DD} ≤5.5V			-	35.0	KHz
The high or low	T_{EXH},T_{EXL}	2.0V≤V _{DD} ≤	2.0V≤V _{DD} ≤5.5V			-	-	ns
level width of the external system clock input	$T_{\text{EXHS}}, T_{\text{EXLS}}$	2.0V≪V _{DD} ≪	2.0V≤V _{DD} ≤5.5V			-	-	us
TI00 ~ TI03, TI10 ~ TI17 input high and low level width	Ттін,Тті∟	2.0V≪V _{DD} ≤	≦5.5V		1/F _{мск} +10	-	-	ns
The input period of	Ŧ	TAIO	2.4V≤EV	oo≪5.5V	100	-	-	ns
timer TimerA	Tc		TAIO 2.0V \$ EV_DD \$ 2.4V			-	-	ns
The high or low	т т	TAIO	2.4V≤EV _{DD} ≤5.5V			-	-	ns
level width of the timer TimerA input	T _{TAIH} , T _{TAIL}	TAIO	2.0V≪EV	_{DD} <2.4V	120	-	-	ns

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Note:

1. F_{MCK}: Timer4, Timer8 unit running clock frequency

2. The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.



(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Project	Symbol	1	Condition	Min	Тур	Max	Unit
The high or low level width of the M input of the timer	T _{TMIH} ,T _{TMIL}		DA1, TMIOB0, TMIOB1 DC1, TMIOD0, TMIOD1	3/F _{CLK}	-	-	ns
Timer M forces the cutoff			2MHz <f<sub>CLK≪48MHz</f<sub>	1	-	-	μs
of the low width of the signal input	T _{TMSIL}	P136/INTP0	P136/INTP0 $F_{CLK} \leq 2MHz$		-	-	μs
The high and low level width of the timer B input	T _{TBIH} , T _{TBIL}	TBIOA,TBIOB	TBIOA,TBIOB			-	ns
TO00 ~ TO03, TO10 ~ TO17, TAIO0, TAO0, TMIOA0,		4.0V≤EV _{DD} ≤	-	-	16	MHz	
TMIOA1, TMIOB0, TMIOB1, TMIOC0,	Fτο	2.4V≤EV _{DD} <4	-	-	8	MHz	
TMIOC1, TMIOD0, TMIOD1, TBIOB output frequency		2.0V≤EV _{DD} <2	2.4V	-	-	4	MHz
Output frequencies of		4.0V≤EV _{DD} ≤	-	-	16	MHz	
CLKBUZ0 and CLK	F _{PCL}	2.4V ≤ EV _{DD} < 4	4V≤EV _{DD} <4.0V		-	8	MHz
BUZ1		2.0V ≤ EV _{DD} < 2	2.4V	-	-	4	MHz
The high and low level width of the interrupt input	T _{INTH} , T _{INTL}	INTP0 ~ INTP11	2 0V≤FVpp≤5 5V		-	-	μs
The key interrupts the high or low level width of the input	T _{KR}	KR0 ~ KR7	2.0V≤EV _{DD} ≤5.5V	250	-	-	ns
The low level width of RESETB	T _{RSL}		_	10	-	-	μs

Note: The low temperature specification value is guaranteed by the design, and the low temperature condition is not measured in mass production.



6.7 Peripheral Features

6.7.1 Universal Interface Unit

1) UART mode

(T_A= -40~85°C, 2.0V≤EV_{DD}=V_{DD}≤5.5V, V_{SS}=EV_{SS}=0V)

Item	Condition	Specificat	Unit		
nem		Min	Max	Unit	
Transfer		-	-	F _{мск} /6	bps
rate	$2.0V \leq EV_{DD} \leq 5.5V$	The theoretical value of the maximum transfer rate is $F_{\text{MCK}}{=}F_{\text{CLK}}$	-	10.6	Mbps

$(T_A=85\sim125^{\circ}C, 2.0V \le EV_{DD}=V_{DD} \le 5.5V, V_{SS}=EV_{SS}=0V)$

Item	Condition	Specificat	Unit		
nem		Condition	Min	Max	Unit
Transfer		-	-	F _{мск} /12	bps
rate	$2.0V \leq EV_{DD} \leq 5.5V$	The theoretical value of the maximum transfer rate is $F_{\text{MCK}}{=}F_{\text{CLK}}$	-	5.3	Mbps



2)	Three-wire	SPI mode	(master	mode,	internal	clock output).	
----	------------	----------	---------	-------	----------	----------------	--

	-40 1200,				°C	85~12	5°C	
Item	Symbol		Condition	Min	Max	Min	Max	Unit
			$4.0V \le EV_{DD} \le 5.5V$	31.25	-	62.5	-	ns
SCLKp cycle time	I	Т _{КСҮ1} ≥	$2.7V \le EV_{DD} \le 5.5V$	41.67	-	83.33	-	ns
	2/F _{CLK}	$2.4V \leqslant EV_{DD} \leqslant 5.5V$	65	-	125	-	ns	
			$2.0V \leqslant EV_{DD} \leqslant 5.5V$	125	-	250	-	ns
		4.0V ≤ E\	/ _{DD} ≤ 5.5V	Т _{КСҮ1} /2-4	-	T _{KCY1} /2-7	-	ns
SCLKp	т т	2.7V ≤ E\	$2.7V \leq EV_{DD} \leq 5.5V$		-	Т _{КСҮ1} /2-10	-	ns
high/low level width	Tkh1,Tkl1	2.4V ≤ E\	$2.4V \leq EV_{DD} \leq 5.5V$		-	Т _{КСҮ1} /2-20	-	ns
		2.0V ≤ E\	/ _{DD} ≤ 5.5V	Т _{ксү1} /2-19	-	Т _{КСҮ1} /2-38	-	ns
SDIp		4.0V ≤ E\	$4.0V \leq EV_{DD} \leq 5.5V$		-	23	-	ns
preparation	I SIK1	2.7V ≤ E\	/ _{DD} ≤ 5.5V	17	-	33	-	ns
time (to	SIK1	2.4V ≤ E\	/ _{DD} ≤ 5.5V	20	-	38	-	ns
SCLKp↑).		2.0V ≤ E\	/ _{DD} ≤ 5.5V	28	-	55	-	ns
SDIp hold								
time	Τκsι1	2.0V ≤ E\	/ _{DD} ≪ 5.5V	5	-	10	-	ns
(to SCLKp↑).								
SCLKp↓→								
SDOp	T _{KSO1}	2.0V ≤ E\		_	5	_	10	ns
output delay	I KSO1	C=20pF No	te1			_	10	115
time								

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤ 5.5V,V_{SS}=EV_{SS}=0V)

Note1: C is the load capacitance of the SCLKp, SDOp output line.

Note: The SDIp pin is selected as the usual input buffer and the SDOp pin and SCLKp pin are selected as the usual output mode through the port input mode register and the port output mode register.



3)	Three-wire SPI mode (slave mode, external clock input).
(T₄= -40~125°C 2 0V≤EVpp=Vpp≤5 5V Vss=EVss=0V)

ltere	Currenteel		adition	-40~8	5°C	85~125	°C	Unit
Item	Symbol	Col	ndition	Min	Max	Min	Max	Unit
		$4.0V \leq EV_{DD}$	20MHz <f<sub>MCK</f<sub>	8/Fмск	-	16/Fмск	-	ns
		≤ 5.5V	Г _{мск} ≪20МНz	6/Fмск		12/Fмск	-	ns
		$2.7V \leq EV_{DD}$	16MHz <f<sub>мск</f<sub>	8/Fмск	-	16/Fмск	-	ns
SCLKp cycle	I KCY2	≤ 5.5V	F _{мск} ≪16MHz	6/Fмск	-	12/Fмск	-	ns
time	KCY2	$2.4V \leq EV_{DD} \leq$	5.5V	6/F _{мск} and ≥500	-	12/F _{MCK} and ≥1000	-	ns
		$2.0V \leq EV_{DD} \leq$	5.5V	6/F _{мск} and ≥750	-	12/F _{MCK} and ≥1500	-	ns
SCLKp	I _{KH2}	$4.0V \leq EV_{DD} \leq$	5.5V	Тксү1/2-7	-	Тксү1/2-14	-	ns
high/low	T _{KL2}	$2.7V \leq EV_{DD} \leq$	$.7V \le EV_{DD} \le 5.5V$		-	Тксү1/2-16	-	ns
level width	KL2	$2.0V \leq EV_{DD} \leq$	$.0V \leq EV_{DD} \leq 5.5V$		-	T _{KCY1} /2-36	-	ns
SDIp		$2.7V \leq EV_{DD} \leq$	5.5V	1/Fмск+20	-	1/F _{мск} +40		ns
preparation time (to SCLKp↑).	I SIK2	$2.0V \leq EV_{DD} \leq$	5.5V	1/F _{мск} +30	-	1/F _{мск} +60		ns
SDIp hold time (to SCLKp↑).	T _{KSI2}	$2.0V \leq EV_{DD} \leq$	5.5V	1/F _{мск} +31	-	1/F _{MCK} +62	-	ns
SCLKp ightarrow ightarrow		$2.7V \leqslant EV_{DD} \leqslant$ C=30pF ^{Note1}	5.5V	-	2/F _{мск} + 44	-	2/F _{мск} + 66	ns
SDOp output	$T_{KSO2} = \frac{2.4V \leq EV_{DD} \leq 8}{C=30 pF^{Note1}}$		5.5V	-	2/F _{мск} + 75	-	2/F _{мск} + 113	ns
delay time		$2.0V \le EV_{DD} \le C=30pF^{Note1}$	5.5V	-	2/F _{мск} + 100	-	2/F _{мск} + 150	ns

Note1: C is the load capacitance of the SCLKp and SDOp output lines.

Note: The SDIp pin and SCLKp pin are selected as the usual input buffers and the SDOp pin is selected as the usual output mode through the port input mode register and the port output mode register.



4) Four-wire SPI mode (slave mode, external clock input).

Itom	Queebal	Condition		-40~85°C		85~125°C		Unit
Item	Symbol		Condition	Min	Max	Min	Max	Unit
		DAPmn=0	$2.7V \leqslant EV_{DD} \leqslant 5.5V$	120	-	240	-	ns
SSI00 settling	I SSIK	DAPMN=0	$2.0V \leqslant \text{EV}_{\text{DD}} \leqslant 5.5 \text{V}$	200	-	400	-	ns
time	35IK	DAPmn=1	$2.7V \leqslant \text{EV}_{\text{DD}} \leqslant 5.5 \text{V}$	1/F _{мск} +120	-	1/F _{MCK} +240	-	ns
			$2.0V \leqslant EV_{DD} \leqslant 5.5V$	1/F _{мск} +200	-	1/F _{мск} +400	-	ns
		DADmn=0	$2.7V \leqslant \text{EV}_{\text{DD}} \leqslant 5.5 \text{V}$	1/F _{MCK} +120	-	1/F _{MCK} +240	-	ns
SSI00 hold time	L	DAPmn=0	$2.0V \leqslant \text{EV}_{\text{DD}} \leqslant 5.5\text{V}$	1/F _{мск} +200	-	1/F _{мск} +400	-	ns
	KSSI	DADmn=1	$2.7V \leqslant \text{EV}_{\text{DD}} \leqslant 5.5 \text{V}$	120	-	240	-	ns
		DAPmn=1	$2.0V \leqslant EV_{DD} \leqslant 5.5V$	200	-	400	-	ns

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Note: The SDIp pin and SCLKp pin are selected as the usual input buffers and the SDOp pin is selected as the usual output mode through the port input mode register and the port output mode register.



5) Simple IIC mode

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Item	Symbol	V≪EVDD=VDD≪5.5V,VSS=E	-40~85°C		85~125°C		
		Condition	Min	Max	Min	Max	Unit
SCLr clock frequency	F _{SCL}	$2.7V \le EV_{DD} \le 5.5V$ $C_b = 50 \text{ pF}, R_b = 2.7K\Omega$	-	1000 Note1	-	400 Note1	kHz
		$2.0V \leqslant EV_{DD} \leqslant 5.5V$ $C_b = 100 \text{ pF}, R_b = 3K\Omega$	-	400 Note1	-	100 Note1	kHz
		$2.0V \leqslant EV_{DD} \leqslant 2.7V$ C _b = 100 pF, R _b = 5KΩ	-	300 Note1	-	75 ^{Note1}	kHz
When SCLr is low hold time	TLOW	$2.7V \leqslant EV_{DD} \leqslant 5.5V$ Cb = 50 pF, Rb = 2.7KΩ	475	-	1200	-	ns
		$2.0V \leqslant EV_{DD} \leqslant 5.5V$ C _b = 100 pF, R _b = 3KΩ	1150	-	4600	-	ns
		$\label{eq:DD} \begin{split} 2.0 V &\leqslant EV_{DD} \leqslant 2.7 V \\ C_{b} &= 100 \; pF, R_{b} = 5 \; K\Omega \end{split}$	1550	-	6500	-	ns
When SCLr is high hold time	Тнісн	$\label{eq:constraint} \begin{array}{l} 2.7 V \leqslant EV_{DD} \leqslant 5.5 V \\ C_{b} \texttt{=} 50 \; pF, \; R_{b} \texttt{=} 2.7 \; K\Omega \end{array}$	475	-	1200	-	ns
		$\label{eq:DD} \begin{split} 2.0V &\leqslant EV_{DD} \leqslant 5.5V \\ C_{b} &= 100 \; pF, R_{b} = 3 \; K\Omega \end{split}$	1150	-	4600	-	ns
		$2.0V \leqslant EV_{DD} \leqslant 2.7V$ Cb = 100 pF, Rb = 5KΩ	1550	-	6500	-	ns
Data settling time (received)	T _{SU. DAT}	$2.7V \leqslant EV_{DD} \leqslant 5.5V$ C _b = 50 pF, R _b = 2.7KΩ	1/F _{MCK} +85 _{Note2}	-	1/F _{MCK} +220 _{Note2}	-	ns
		$2.0V \leqslant EV_{DD} \leqslant 5.5V$ Cb = 100 pF, Rb = 3KΩ	1/F _{MCK} +145 _{Note2}	-	1/F _{MCK} +580 _{Note2}	-	ns
		$2.0V \leqslant EV_{DD} \leqslant 2.7V$ C _b = 100 pF, R _b = 5KΩ	1/F _{MCK} +230 _{Note2}	-	1/F _{MCK} +1200 _{Note2}	-	ns
Data Hold Time (Send)	Thd, dat	$\begin{array}{l} 2.7V \leqslant EV_{DD} \leqslant 5.5V \\ C_{b} \texttt{=} 50 \; pF, \; R_{b} \texttt{=} 2.7K\Omega \end{array}$	-	305	-	770	ns
		$\begin{array}{l} 2.0 V \leqslant EV_{DD} \leqslant 5.5 V \\ C_{b} \texttt{=} 100 \ pF, \ R_{b} \texttt{=} 3 K \Omega \end{array}$	-	355	-	1420	ns
		$\begin{array}{l} 2.0 V \leqslant EV_{DD} \leqslant 2.7 V \\ C_{b} \texttt{=} 100 \ pF, \ R_{b} \texttt{=} 5 K \Omega \end{array}$	-	405	-	2070	ns

Note1: Must be set to at least $F_{MCK}/4$.

Note2: The setpoint of F_{MCK} cannot exceed the hold time of SCLr="L" and SCLr="H".



6.7.2 Serial Interface IICA

1) I²C standard mode

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Item	Symbol	Condition	Specification value		Unit
litem		Condition	Min	Max	Unit
SCLAr clock frequency	F_{SCL}	Standard mode: $F_{CLK} \ge 1MHz$	-	100	kHz
The time at which the startup condition was established	Tsu, sta	-	4.7	-	us
Hold time of the startup condition	T _{HD, STA}	-	4.0	-	us
When SCLAr is low, hold time	T_{LOW}	-	4.7	-	us
When SCLAr is high, the hold time is high	T _{HIGH}	-	4.0	-	us
Data settling time (received)	TSU, DAT	-	250	-	ns
Data Hold Time (Send) Note2	T _{HD, DAT}	-	0	3.45	us
The time at which the stop condition was established	T _{SU, STO}	-	4.0	-	us
Bus idle time	T _{BUF}	-	4.7	-	us

Note1: Generates the first clock pulse after the start condition or restart condition is generated.

Note2: The maximum value of T_{HD. DAT} (MAX.) needs to be guaranteed during normal transmission, and it is necessary to wait when performing a reply (ACK).

Note: The values of C_b (communication line capacitance) for each mode and R_b (pull-up resistance value of communication line) at this time are as follows:

Standard mode: Cb=400pF, Rb=2.7k Ω

2) I²C fast mode

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Itom	Symbol	Condition	Specificati	on value	Linit
Item	Symbol	Condition	Min	Max	Unit
SCLAr clock frequency	F _{SCL}	Quick Mode: F _{CLK} ≥3.5MHz	-	400	KHz
The time at which the startup condition was established	T _{SU, STA}	-	0.6	-	us
Hold time of the startup condition Note1	Thd, sta	-	0.6	-	us
When SCLAr is low, hold time	TLOW	-	1.3	-	us
When SCLAr is high, the hold time is high	T _{HIGH}	-	0.6	-	us
Data settling time (received)	T _{SU, DAT}	-	100	-	ns
Data Hold Time (Send) Note2	T _{HD} , dat	-	0	0.9	us
The time at which the stop condition was established	Tsu, sto	-	0.6	-	us
Bus idle time	T _{BUF}	-	1.3	-	us

Note1: Generates the first clock pulse after the start condition or restart condition is generated.

Note2: The maximum value of T_{HD. DAT} (MAX.) needs to be guaranteed during normal transmission, and it is necessary to wait when performing a reply (ACK).

Note: The values of C_b (communication line capacitance) for each mode and R_b (pull-up resistance value of communication line) at this time are as follows:

Fast mode: Cb=320pF, Rb=1.1k Ω



3) I²C Enhanced Quick Mode

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

	0		Specificati	on value	Linit	
Item	Symbol	Condition	Min	Max	Unit	
SCLAr clock frequency	Fscl	Enhanced Quick Mode: F _{CLK} ≥10MHz	-	1000	KHz	
The time at which the startup condition was established	T _{SU, STA}	-	0.26	-	us	
Hold time of the startup condition Note1	Thd, sta	-	0.26	-	us	
When SCLAr is low, hold time	T _{LOW}	-	0.5	-	us	
When SCLAr is high, the hold time is high	Тнідн	-	0.26	-	us	
Data settling time (received)	T _{SU, DAT}	-	50	-	ns	
Data Hold Time (Send) Note2	T _{HD, DAT}	-	0	0.45	us	
The time at which the stop condition was established	T _{SU, STO}	-	0.26	-	us	
Bus idle time	T _{BUF}	-	0.5	-	us	

Note1: Generates the first clock pulse after the start condition or restart condition is generated.

Note2: It is necessary to guarantee tHD: The maximum value of DAT (MAX.) during normal transmission, and it is necessary to wait when performing a reply (ACK).

Note: The values of C_b (communication line capacitance) for each mode and R_b (pull-up resistance value of communication line) at this time are as follows:

Enhanced Quick Mode: $C_b=120pF$, $R_b=1.1k\Omega$



6.8 Analog Characteristics

6.8.1 A/D Converter Features

Differentiation of A/D converter characteristics

Reference voltage	Reference voltage(+)=AV _{REFP} Reference voltage(-)=AV _{REFM}	Reference voltage(+)=V _{DD} Reference voltage(-)=V _{SS}
ANIO~ ANI15		
The internal reference voltage, the output	Refer to 6.8.1(1).	Refer to 6.8.1 (2).
voltage of the temperature sensor		

(1) Select the case for reference voltage(+)= AV_{REFP} /ANI0 and reference voltage(-)= AV_{REFM} /ANI1

(T _A = -40~125°C,2.0V≪AV _{REFP} ≪EV _{DD} =V _{DD} ≪5.5	/,V _{SS} =0V,Reference voltage(+)=AV _{REFP} , Refere	nce
voltage(-)=AV _{REFM} =0V)		~

Item	Symbol	Condi	ition	Min	Тур	Max	Unit
resolution	RES	-		-	12	-	bit
Combined error Note1	ET	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-	3	-	LSB
Zero scale error Note1	Ezs	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-	0	-	LSB
Full scale error Note1	E _{FS}	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-	0	-	LSB
Integral linearity error Note1	EL	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-1	-	1	LSB
Differential linearity error Note1	ED	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-1.5	-	1.5	LSB
		12-bit resolution Conversion objects: ANI2~ ANI15	$2.0V \leq V_{DD} \leq 5.5V$	45	-	-	1/F _{ADC}
Conversion time Note3	T _{CONV}	12-bit resolution Conversion objects: internal reference voltage, temperature sensor output voltage, PGA output voltage	$2.0V \leq V_{DD} \leq 5.5V$	72	-	-	1/F _{ADC}
External input resistance	R _{AIN}	$R_{AIN} < (Ts / (F_{ADC} x C_{ADC})$	x In(2 ¹²⁺²)) - R _{ADC})	-	7.5 Note4	-	KΩ
Sampling switch resistance	RADC	-		-	-	1.5	KΩ
Sample-and-hold capacitor	CADC	-		-	2	-	pF
		ANI2~ ANI15		0	-	AV_{REFP}	V
Analog input voltage	VAIN	Internal reference voltage (2.0V≤V _{DD} ≤5.5V)	9		V _{BGR} Note2		V
		The output voltage of the (2.0V≤V _{DD} ≤5.5V)	temperature sensor		V _{TMPS25} Note	2	V

Note1: Does not contain quantization errors (± 1/2 LSB).

Note2: Please refer to " 6.8.2 Characteristics of Temperature Sensors/Internal Reference Voltages".

Note3: F_{ADC} is the operating frequency of AD, and the maximum operating frequency is 48MHz.

Note4: Guaranteed by design, mass production is not tested. The typical value is the default sampling period Ts=13.5, and the conversion speed is the calculated value at F_{ADC} =48MHz.

(2) Select the case of reference voltage (+) = V_{DD} and reference voltage (-) = V_{SS}

 $(T_{\text{A}}\text{=}-40\text{~}125^{\circ}\text{C},\ 2.0\text{V} \\lember \\ \text{EV}_{\text{DD}}\text{=}\text{V}_{\text{DD}} \\lember \\ \text{S}\text{:}\text{S}\text{:}\text{EV}_{\text{SS}}\text{=}\text{OV}, \\ \text{Reference Voltage(+)}\text{:}\text{V}_{\text{DD}}, \\ \text{S}\text{:}\text{S$

Item	Symbol	Conditi	on	Min	Тур	Max	Unit
resolution	RES	-		-	12	-	bit
Combined error Note1	ET	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-	-	-	LSB
Zero scale error Note1	Ezs	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-	-	-	LSB
Full scale error Note1	E _{FS}	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-	-	-	LSB
Integral linearity error	EL	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-2	-	2	LSB
Differential linearity error Note1	ED	12-bit resolution	$2.0V \leq AV_{REFP} \leq 5.5V$	-3	-	3	LSB
		12-bit resolution Conversion objects:	2.0V≪V _{DD} ≪5.5V	45	-	-	1/fadc
Conversion time Note3	Τςονν	12-bit resolution Conversion objects: internal reference voltage, output voltage of	2.0V≤V _{DD} ≤5.5V	72	-	-	1/fadc
External input resistance	RAIN	${\sf R}_{\sf AIN} < $ (Ts / (${\sf F}_{\sf ADC} {\sf x} {\sf C}_{\sf ADC} {\sf x} {\sf I}$	n(2 ¹²⁺²)) - R _{ADC})		7.5 Note4	-	kΩ
Sampling switch resistance	R _{ADC}	-		-		1.5	kΩ
Sample-and-hold capacitor	CADC	-		-	2		pF
		ANI0~ ANI7		0		V _{DD}	V
		ANI8~ ANI15		0		EV _{DD}	V
Analog input voltage	VAIN	Internal reference voltage (2.0V≪V _{DD} ≪5.5V)			V _{BGR Note2}	EV _{DD}	V
		The output voltage of the te (2.0V≪V _{DD} ≪5.5V)	emperature sensor		V _{TMPS25} Note	2	V

Reference Voltage $(-) = V_{SS}$

Note1: Does not contain quantization errors (± 1/2 LSB).

Note2: Please refer to " 6.8.2 Characteristics of Temperature Sensors/Internal Reference Voltages".

Note3: F_{ADC} is the operating frequency of AD, and the maximum operating frequency is 48MHz.

Note4: Guaranteed by design, mass production is not tested. The typical value is the default sampling period Ts=13.5, and the conversion speed is F_{ADC} =64MHz.



6.8.2 Characteristics of The Temperature Densor/Internal Reference

Voltage

(T_A= -40~125°C,2.0V≤V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Item	Symbol	Condition	Min	Тур	Max	Unit
The output voltage of the	VTMPS25	T _A =25°C		1.09		V
temperature sensor	V TMPS25	T _A =25 C	-	1.09	-	v
		T _A = -40~10°C	1.25	1.45	1.65	V
Internal reference voltage	V _{BGR}	T _A =10~70°C	1.38	1.45	1.50	V
		T _A =70~125°C	1.35	1.45	1.55	V
Temperature coefficient	Fvtmps	-	-	-3.5	-	mV/°C
Run stable wait time	Тамр	-	5	-	-	ms

Remark: Low temperature specification value is guaranteed by the design, and low temperature conditions are not measured in mass production.

6.8.3 D/A Converter

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Item	Symbol		Condition	Min	Тур	Max	Unit
resolution	RES	-	-	-	-	8	bit
Combined error	ET	Rload=4MΩ	2.0V≤V _{DD} ≤5.5V	-2.5	-	2.5	LSB
Stabilization	т	Cload-20pE	2.7V≤V _{DD} ≤5.5V	-	-	3	ms
time	T _{SET}	Cload=20pF	2.0V≤V _{DD} <2.7V	-	-	6	ms
Output	RO	Rload=4MΩ	2.0V≪V₀₀≪5.5V	4.7	_	8	κΩ
impedance		11000-410122	2.0V < VDD < 0.0V	7./	-	0	1777

Remark: Low temperature specification value is guaranteed by the design, and low temperature conditions are not measured in mass production.



6.8.4 Comparator

Item	Symbol		Condition	Min	Тур	Max	Unit
Input deviation voltage	V _{OFFSET}		-	-	±10	±40	mV
Input voltage range	Vin		-	0	-	V _{DD}	V
Internal reference	Δ ^V IREF		ter: 7FH ~ 80H (m = 0, 1).	-	-	±2	LSB
voltage deviation	Δ IREF	other		-	-	±1	LSB
Response time	Tcr, Tcf	The input amp	litude ± 100mV	-	70	125	ns
Run settling time Note1	т	CMPn=0->1	V _{DD} = 3.3 ~ 5.5V	-	-	1	ma
Run settiing time	Т _{STB}		V _{DD} = 2.0 ~ 3.3V	-	-	3	ms
Reference settling time	T _{VR}	CVRE=0->1	lote2	-	-	20	ms
Operating current	I _{CMPDD}	Refer to 6.5.2	Supply current characterist	ics			-

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Note 1: The time required from comparator action enable (CMPnEN=0->1) to meeting the various DC/AC style requirements of the CMP.

Note2: By setting the CVREm bit to 1; m = 0 to 1), the reference settling time is passed before the comparator output can be enabled (CnOE bit = 1; n = 0 to 1)



6.8.5 Programmable Gain Amplifier PGA

Parameter	Symbol	(Condition	Min	Тур	Max	Unit
Input deviation voltage	VIOPGA		-	-	-	±10	mV
Input voltage range	VIPGA		-	0	-	0.9xV _{DD} /Gain	V
Output voltage	VIOHPGA		-	0.93xV _{DD}	-	-	V
range	VIOLPGA		-	-	-	0.07xV _{DD}	V
		x4	-	-	-	±1	%
		x8	-	-	-	±1	%
		x10	-	-	-	±1	%
Gain deviation		x12	-	-	-	±2	%
		x14	-	-	-	±2	%
		x16	-	-	-	±2	%
		x32	-	-	-	±3	%
		Rising Vin= 0.1V _{DD} /gain to	4.0 V \leq V _{DD} \leq 5.5V (other than x32)	3.5	3.5 -	-	
	SR	0.9V _{DD} /gain. 10 to	$4.0 \text{ V} \leqslant \text{V}_{\text{DD}} \leqslant 5.5 \text{V} \text{ (x32)}$	3.0	-	-	
		90% of output voltage amplitude	$2.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 4.0 \text{V}$	0.5	-	-	
Conversion rate		Falling Vin= 0.1V _{DD} /gain to	$4.0V \leqslant V_{DD} \leqslant 5.5V$ (other than x32)	3.5	-	-	V/u
	SR _{FPGA}	0.9V _{DD} /gain. 90 to	$4.0V \leq V_{DD} \leq 5.5V (x32)$	3.0	-	-	
		10% of output voltage amplitude	$2.0V \leqslant V_{DD} \leqslant 4.0V$	0.5	-	-	
		x4	-	-	-	5	us
		x8	-	-	-	5	us
Due settling		x10	-	-	-	5	us
Run settling time ^{Note1}	T _{PGA}	x12	-	-	-	10	us
ume	x14	x14	-	-	-	10	us
		x16	-	-	-	10	us
		x32	-	-	-	- - - - 5 5 5 5 10 10 10	us

(T_A= -40~125°C,2.0V≤EV_{DD}=V_{DD}≤5.5V,V_{SS}=EV_{SS}=0V)

Note1: The time required from PGA action enable (PGAEN=1) to meeting the various DC and AC style requirements of the PGA.




6.8.6 POR Circuit Characteristics

(T_A= -40~125°C,V_{SS}=0V)

Item	Symbol	Condition	Min	Тур	Max	Unit
Detection voltage	V _{POR}	When the supply voltage rises	-	1.60	2.0	V
Detection voltage	V _{PDR}	When the supply voltage drops	1.37	1.50	-	V
Minimum pulse width Note1	T _{PW}	-	300	-	-	μs

Note1: This is the time required for the POR to reset when V_{DD} is lower than V_{PDR}. In addition, in deep sleep mode, the bit0 (HIOSTOP) and bit7(MSTOP) stops the oscillation of the main system clock (F_{MAIN}) from V_{DD} below 0.7V to a rebound above V_{POR} The time required for reset up to POL.





6.8.7 LVD Circuit Characteristics

- (1) Reset mode and interrupt mode
 - (T_A= -40~125°C,V_{PDR}≤V_{DD}≤5.5V,V_{SS}=0V)

						-
Item	Symbol	Condition	Min	Тур	Max	Unit
Detection	V _{LVD0}	When the supply voltage rises	-	4.06	4.26	V
voltage	LVD0	When the supply voltage drops	3.78	3.98	-	V
	V _{LVD1}	When the supply voltage rises	-	3.75	-	V
	LVD1	When the supply voltage drops	-	3.67	-	V
	V _{LVD2}	When the supply voltage rises	-	3.02	-	V
	LVD2	When the supply voltage drops	-	2.96	-	V
	V	When the supply voltage rises	-	2.71	-	V
	LVD3	When the supply voltage drops	-	2.65	-	V
	V	When the supply voltage rises	-	2.09	2.16	V
	LVD4	When the supply voltage drops	1.97	4.06 4.26 3.98 - 3.75 - 3.67 - 3.02 - 2.96 - 2.71 - 2.65 -	-	V
Minimum pulse width	T _{LW}	-	300	-	-	μs
Detection delay	-	-		-	300	μs

Remark: It is guaranteed by the design and not tested in mass production.

(2) Interrupt & reset mode

(T_A= -40~125°C,V_{PDR} ≤V_{DD}≤5.5V,V_{SS}=0V)

Item	Symbol		Condi	tion	Min	Тур	Max	Unit
	V _{LVDB0}	V _{POC2} =0	drop reset voltage		1.78	1.84	-	V
	V	V _{POC1} =0	LVIS1=0	Rise reset release voltage	-	2.09	2.16	V
	LVDB2	V _{POC0} =1	LVIS0=1	Drop the interrupt voltage	1.97	2.04	-	V
	VLVDC0		drop reset voltag	e	-	2.45	-	V
	Vurpee	V _{POC2} =0	LVIS1=0	Rise reset release voltage	-	2.71	-	V
Interrupt 9 react	VLVDC2	V _{POC1} =1	LVIS0=1	Drop the interrupt voltage	-	2.65	-	V
Interrupt & reset mode	V _{LVDC3}	V _{POC0} =0	LVIS1=0	Rise reset release voltage	-	3.75	-	V
mode	V LVDC3		LVIS0=0	Drop the interrupt voltage	-	3.67	-	V
	VLVDD0		down reset volta	ge	-	2.75	-	V
	Muran	V _{POC2} =0	LVIS1=0	Rise reset release voltage	-	3.02	-	V
	VLVDD2	V _{POC1} =1	LVIS0=1	Drop the interrupt voltage	-	2.96	-	V
	VLVDD3	V _{POC0} =1	LVIS1=0	Rise reset release voltage	-	4.06	4.26	V
	V LVDD3		LVIS0=0	Drop the interrupt voltage	3.78	3.98	-	V



6.8.8 Reset Time Versus Rising Slope Characteristics of The Supply

Voltage

(T_A= -40~125°C,V_{SS}=0V)

Item	Symbol	Condition	Min	Тур	Max	Unit
Reset time	T _{RESET}	-	-	1	-	ms
The rising slope of the supply voltage	S _{VDD}	-	-	-	54	V/ms



6.9 Memory Feature

6.9.1 Flash Memory Feature

((T _A = -40~125°C,2.0V≤EV _{DD} =V _{DD} ≤5.5V,V _{SS} =EV _{SS} =0V)

· · · · · ·		, ,			
Symbol	Parameter	Conditions	Min	Max	Unit
Tprog	Word Program(32bit)	T _A = -40∼125°C	24	30	μs
Torragoo	Sector erase	T _A = -40∼125°C	4	5	ms
Terraces	Chip erase	T _A = -40∼125°C	20	40	ms
NEND	Endurance	T _A = -40∼125°C	100	-	kcycle
T _{RET}	Data retention	100 kcycle ^{Note1} at T _A =125°C	20	-	Years

Note1: Cycling performed over the whole temperature range.

Remark: It is guaranteed by the design and not tested in mass production.

6.9.2 RAM Memory Feature

 $(T_{A}=-40\sim125^{\circ}C, 2.0V \le EV_{DD}=V_{DD} \le 5.5V, V_{SS}=EV_{SS}=0V)$

Symbol	Parameter	Conditions	Min	Max	Unit
VRAMHOLD	RAM Hold Voltage	T _A = -40∼125°C	0.8	-	V



6.10 Electrical Sensitivity Characteristics

6.10.1 Electrostatic Discharge (ESD) Feature

Symbol	Parameter	Conditions	Class
M	Electrostatic discharge voltage	T _A =25°C	24
VESD(HBM)	(human body model)	JEDEC EIA/JESD22- A114	3A

Remark: It is guaranteed by the design and not tested in mass production.


6.10.2 Static Latch-up (LU) Feature

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	JEDEC STANDARD NO.78E NOVEMBER 2016	Class II A (T _A =125°C)



7 Package Information


7.1 LQFP48(7x7mm, 0.5mm)



Querra ha e l		Millimetre	
Symbol	Min	Name	Max
A	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	-	0.26
b1	0.17	0.20	0.23
С	0.13	-	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
eB	8.10	-	8.25
е		0.50BSC	
L	0.45	-	0.75
L1		1.00REF	
θ	0°	-	7°




7.2 QFN48(6x6, 0.4mm)



Symbol		Millimetre	
Symbol	Min	Name	Max
A	0.70	0.75	0.80
A1	-	0.02	0.05
b	0.15	0.20	0.25
С	0.18	0.20	0.23
D	5.90	6.00	6.10
D2	4.10	4.20	4.30
e	0.40BSC		
Ne		4.40BSC	
Nd		4.40BSC	
E	5.90	6.00	6.10
E2	4.10	4.20	4.30
L	0.35	0.40	0.45
h	0.30	0.35	0.40




7.3 LQFP64(7x7, 0.4mm)



Querrahad		Millimetre	
Symbol	Min	Name	Max
A	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.16	-	0.24
b1	0.15	0.18	0.21
С	0.13	-	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
eB	8.10	-	8.25
е		0.40BSC	
L	0.45	-	0.75
L1		1.00REF	
θ	0°	-	7°



7.4 LQFP80(12x12, 0.5mm)



Symbol		Millimetre	
Symbol	Min	Name	Мах
A	-	-	1.60
A1	0.05	-	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	-	0.26
b1	0.17	0.20	0.23
С	0.13	-	0.17
c1	0.12	0.13	0.14
D	13.80	14.00	14.20
D1	11.90	12.00	12.10
E	13.80	14.00	14.20
E1	11.90	12.00	12.10
eB	13.05	-	13.25
e		0.50BSC	
L	0.45	0.60	0.75
L1		1.00REF	
θ	0°	-	7 °



8 Revision History

Revision	Date	Modify content	
V1.00	Aug 2022	Internal First Edition	
V1.01	Nov 2022	Modified the parameters in 6.5.1	
V1.0.2	Feb 2023	 Supplement the standard grade of automobile products in chapter 1.1; Supplement the remarks of parameters at low temperature. Correct the product pin function description in section 4.1 Optimize format 6.5.2 Supply Current Characteristics correct maximum parameter 	
V1.0.3	Mar 2023	 1.3.4, 4.1.3 P137 Pin function SI00 corrected to SDI00 Corrected 7.4 Encapsulation Information 	