



PY32F003 Datasheet

32-bit ARM® Cortex®-M0+ Microcontroller



Puya Semiconductor (Shanghai) Co., Ltd.



Features

- Core
 - 32-bit ARM® Cortex® - M0+ CPU
 - Up to 32 MHz operating frequency
- Memories
 - Maximum 64 KB of Flash memory
 - Up to 8 KB SRAM
- Clock system
 - Internal 4/8/16/ 22.12/24 MHz RC Oscillator (HSI)
 - Internal 32.768 kHz RC oscillator (LSI)
 - 4 to 32 MHz crystal oscillator (HSE)
- Power management and reset
 - Operating voltage(x6 version): 1.7 ~ 5.5 V
 - Operating voltage(x7 version): 2.0 ~ 5.5 V
 - Low power modes: Sleep and Stop
 - Power-on/Power-down reset (POR/PDR)
 - Brown-out reset (BOR)
 - Programmable Voltage Detection (PVD)
- General purpose input and output (I/O)
 - Up to 18 I/Os, all available as external interrupts
- 3-channel DMA controller
- 1 x 12-bit ADC
 - Supports up to 10 external input channels
 - Input voltage conversion range: 0 ~ V_{cc}
- Timer
 - A 16bit advanced control timer (TIM1)
 - 4 general purpose 16-bit timers (TIM3/TIM14/TIM16/TIM17)
 - A low-power timer (LPTIM), supports wake-up from Stop mode
 - An Independent Watchdog Timer (IWDG)
 - A Window Watchdog Timer (WWDG)
 - A SysTick timer
 - A IRTIM
- RTC
- Communication Interface
 - A Serial Peripheral Interface (SPI)
 - Two Universal Synchronous / Asynchronous Transceivers (USARTs) with automatic baudrate detection
 - A I²C interface , supports standard mode (100 kHz) , Fast mode (400 kHz) , supports 7-bit addressing mode
- Hardware CRC-32 module
- Two comparators
- Unique UID
- Serial wire debug (SWD)
- Operating temp. (x6 version): -40 ~ 85 °C
- Operating temp. (x7 version): -40 ~ 105 °C
- Package: TSSOP20,QFN20,SOP20,SOP16, MSOP10,SOP8, DFN8(3*2)

Contents

Features	2
1. Introduction	5
2. Functional overview.....	13
2.1. Arm®Cortex®-M0+ core	13
2.2. Memories	13
2.3. Boot mode	13
2.4. Clock System.....	14
2.5. Power management.....	15
2.5.1. Power block diagram.....	15
2.5.2. Power monitoring	15
2.5.3. Voltage regulator.....	17
2.5.4. Low power mode.....	17
2.6. Reset	17
2.6.1. Power reset.....	17
2.6.2. System reset	17
2.7. General-purpose input and output (GPIOs).....	18
2.8. DMA.....	18
2.9. Interrupt	18
2.9.1. Interrupt controller NVIC	18
2.9.2. Extended interrupt/event controller (EXTI).....	19
2.10. Analog to digital converter (ADC)	19
2.11. Comparators (COMP).....	19
2.12. Timer.....	20
2.12.1. Advanced timer	20
2.12.2. General-purpose timer	21
2.12.3. Low power timer (LPTIM).....	21
2.12.4. IWDG	21
2.12.5. WWDG	22
2.12.6. SysTick timer.....	22
2.13. Real time clock (RTC).....	22
2.14. I ² C interface	22
2.15. Universal synchronous asynchronous receiver/transmitter (USART).....	23
2.16. Serial peripheral interface (SPI).....	24
2.17. SWD.....	25
3. Pinouts and pin descriptions	26
3.1. Port A multiplexing function mapping	51
3.2. Port B multiplexing function mapping	52
3.3. Port F multiplexing function mapping.....	52
4. Memory mapping	53

5. Electrical characteristics	57
5.1. Parameter conditions	57
5.1.1. Min and Max	57
5.1.2. Typical value	57
5.2. Absolute maximum ratings	57
5.3. Operating conditions	58
5.3.1. General operating conditions	58
5.3.2. Power on and down operating conditions	58
5.3.3. Embedded reset and PVD module features	58
5.3.4. Operating current characteristics	59
5.3.5. Low power mode wake-up time	61
5.3.6. External clock source characteristics	61
5.3.7. Internal high frequency clock source HSI characteristics	62
5.3.8. Internal low frequency clock source LSI characteristics	63
5.3.9. Memory characteristics	63
5.3.10. EFT characteristics	63
5.3.11. ESD & LU Characteristics	64
5.3.12. Port characteristics	64
5.3.13. NRST pin characteristics	64
5.3.14. ADC characteristics	65
5.3.15. Comparator characteristics	65
5.3.16. Temperature sensor characteristics	66
5.3.17. Internal reference voltage characteristics	66
5.3.18. Timer characteristics	66
5.3.19. Communication port characteristics	67
6. Package information	71
6.1. QFN20 package size	71
6.2. TSSOP20 package size	72
6.3. SOP20 package size	73
6.4. SOP16 package size	74
6.5. MSOP10 package size	75
6.6. SOP8 package size	76
6.7. DFN8(3*2) package size	77
7. Ordering information	78
8. Version history	79

1. Introduction

PY32F003 series microcontrollers are MCUs with high performance 32-bit ARM® Cortex® -M0 + core, wide voltage operating range. It has embedded up to 64 KB flash and 8 KB SRAM memory, a maximum operating frequency of 32 MHz, and contains various products in different package types. The chip integrates multi-channel I²C, SPI, USART and other communication peripherals, one channel 12bit ADC, five 16bit timers, and two-channel comparators.

PY32F003 series microcontrollers are -40 ~ 85 °C and -40 ~ 105 °C, the operating voltage range are 1.7 ~ 5.5 V and 2.0 ~ 5.5 V. The chip provides sleep and stop low-power operating modes from meeting different low-power applications.

The PY32F003 series of microcontrollers are suitable for various application scenarios, such as controllers, portable devices, PC peripherals, gaming and GPS platforms, industrial applications.

Table 1-1 PY32F003x6 series TSSOP20 product features and peripheral counts

Peripherals	PY32F003 F18P6	PY32F003 F18P6-E	PY32F003 F16P6	PY32F003 F16P6-E	PY32F003 F14P6	PY32F003 F26P6	PY32F003 F36P6	PY32F003 F48P6	PY32F003 F56P6	PY32F003 F68P6									
Flash (KB)	64	64	32	32	16	32	32	64	32	64									
SRAM (KB)	8	8	4	4	2	4	4	8	4	8									
Timers	Advanced	1 (16-bit)																	
	General purpose	4 (16-bit)																	
	Low power	1																	
	SysTick	1																	
	Watchdog	2																	
Comm. interface s	SPI	1																	
	I ² C	1																	
	USARTs	2																	
DMA	3ch																		
RTC	Yes																		
GPIOs	18																		
12-bit ADC (external + internal)	8+2				9+2		6+2	6+2	7+2	10+2									
Comparators	2																		
Max. CPU frequency	32 MHz																		
Operating Voltage	1.7 ~ 5.5 V																		
Operating Temp.	-40 ~ 85 °C																		
Packages	TSSOP20																		

Table 1-2 PY32F003x6 series QFN20/SOP20 product features and peripheral counts

Peripherals	PY32F003F18 U6	PY32F003F18 U6-E	PY32F003F17 U6	PY32F003F16 U6	PY32F003F16 U6-E	PY32F003F14 U6	PY32F003F26 U6	PY32F003F18 S6
Flash (KB)	64	64	48	32	32	16	32	64
SRAM (KB)	8	8	6	4	4	2	4	8
Timers	Advanced				1 (16-bit)			
	General purpose				4 (16-bit)			
	Low power				1			
	SysTick				1			
	Watchdog				2			
Comm. interfaces	SPI				1			
	I ² C				1			
	USARTs				2			
DMA				3ch				
RTC				Yes				
GPIOs				18				
12-bit ADC (external + internal)			8+2			5+2		10+2
Comparators				2				
Max. CPU frequency				32 MHz				
Operating Voltage				1.7 ~ 5.5 V				
Operating Temp.				-40 ~ 85 °C				
Packages				QFN20			SOP20	

Table 1-3 PY32F003x6 series SOP16/MSOP10 product features and peripheral counts

Peripherals	PY32F003W18S6	PY32F003W16S6	PY32F003W16S6-E	PY32F003A18N6
Flash (KB)	64	32	32	64
SRAM (KB)	8	4	4	8
Timers	Advanced	1 (16-bit)		
	General purpose	4 (16-bit)		
	Low power	1		
	SysTick	1		
	Watchdog	2		
Comm. interfaces	SPI	1		
	I ² C	1		
	USARTs	2		
DMA		3ch		
RTC		Yes		
GPIOs	14		8	
12-bit ADC (external + internal)	10+2		5+2	
Comparators	2			
Max. CPU frequency	32 MHz		24MHz	
Operating Voltage		1.7 ~ 5.5 V		
Operating Temperature		-40 ~ 85 °C		
Packages	SOP16		MSOP10	

Table 1-4 PY32F003x6 series SOP8/DFN8 product features and peripheral counts

Peripherals	PY32F003L18S6	PY32F003L18S6-E	PY32F003L16S6	PY32F003L28S6	PY32F003L28D6	PY32F003L24D6
Flash (KB)	64	64	32	64	64	16
SRAM (KB)	8	8	4	8	8	2
Timers	Advanced		1 (16-bit)			
	General purpose		4 (16-bit)			
	Low power		1			
	SysTick		1			
	Watchdog		2			
Comm. interfaces	SPI		1			
	I ² C		1			
	USART		1			
DMA			3ch			
RTC			Yes			
GPIOs		6			7	
12-bit ADC (external + internal)			4+2			
Comparators		1			2	
Max. CPU frequency			24 MHz			
Operating Voltage			1.7 ~ 5.5 V			
Operating Temperature			-40 ~ 85 °C			
Packages		SOP8			DFN8(3*2)	

1-5 PY32F003x7 series QFN20/TSSOP20 product features and peripheral counts

Peripherals	PY32F003F18 U7-E	PY32F003F16 U7	PY32F003F14 U7	PY32F003F18 P7	PY32F003F16 P7	PY32F003F14 P7	PY32F003F26 P7	PY32F003F68 P7-E
Flash (KB)	64	32	16	64	32	16	32	64
SRAM (KB)	8	4	2	8	4	2	4	8
Timers	Advanced				1 (16-bit)			
	General purpose				4 (16-bit)			
	Low power				1			
	SysTick				1			
	Watchdog				2			
Comm. interfaces	SPI				2			
	I ² C				1			
	USARTs				2			
DMA				3ch				
RTC				Yes				
GPIOs		18			18		18	18
12-bit ADC (external + internal)		8+2			8+2		9+2	10+2
Comparators				2				
Max. CPU frequency				32 MHz				
Operating Voltage				2.0 ~ 5.5 V				
Operating Temperature				-40 ~ 105 °C				
Packages		QFN20				TSSOP20		

1-6 PY32F003x7 series SOP16 product features and peripheral counts

Peripherals	PY32F003W18S7	PY32F003W18S7-E	PY32F003L16S7
Flash (KB)	64		32
SRAM (KB)	8		4
Timers	Advanced	1 (16-bit)	
	General purpose	4 (16-bit)	
	Low power	1	
	SysTick	1	
	Watchdog	2	
Comm. interfaces	SPI	1	1
	I ² C	1	1
	USARTs	2	1
DMA		3ch	
RTC		Yes	
GPIOs	14		7
12-bit ADC (external + internal)	10+2		4+2
Comparators	2		1
Max. CPU frequency	32 MHz		24 MHz
Operating Voltage		2.0 ~ 5.5 V	
Operating Temp.		-40 ~ 105 °C	
Packages	SOP16		SOP8




Figure 1-1 Functional Module

2. Functional overview

2.1. Arm®Cortex®-M0+ core

Arm ® The Cortex ® - M0+ is an entry-level 32-bit Arm Cortex processor designed for a wide range of embedded applications. It provides developers with significant benefits, including:

- Simple structure, easy to learn and program
- Ultra-low power consumption, energy-saving operation
- Reduced code density and more (TSSOP20 package)

Cortex-M0+ processor is a 32-bit core optimized for area and power consumption and is a 2-stage pipeline Von Neumann architecture. The processor offers high-end processing hardware, including single-cycle multipliers, through a streamlined but powerful instruction set and an extensively optimized design. Moreover, it delivers the superior performance expected from a 32-bit architecture computer, with a higher coding density than other 8 and 16-bit microcontrollers.

The Cortex-M0+ is tightly coupled with a Nested Vectored Interrupt Controller (NVIC).

2.2. Memories

The on-chip integrated SRAM is accessed by bytes (8 bits), half-word (16bits) or word (32bits).

The on-chip integrated Flash consists of two different physical areas:

- Main flash area, which contains application and user data
- The information area has 4 KB, and it includes the following parts:
 - Option bytes
 - UID bytes
 - System memory

The protection of Main flash memory includes the following mechanisms:

- Read protection(RDP) prevents access from outside.
- Write protection (WRP) control prevents unwanted writes (confuse by program memory pointer from PC). The minimum protection unit for write protection is 4 KB.
- Option byte write protection, special unlocking design.

2.3. Boot mode

Through BOOT0 pin and boot configuration bit nBOOT1 (stored in Option bytes), three different boot modes can be selected, as shown in the following table:

Table 2-1 Boot configuration

Boot mode configuration		Mode
nBOOT1 bit	BOOT0 pin	
X	0	Select Main flash as the boot area
1	1	Select System memory as the boot area
0	1	Select SRAM as the boot area

The Boot loader program is stored in the System memory and used to download the Flash program through the USART interface.

2.4. Clock System

After the CPU starts, the default system clock frequency is HSI 8 MHz, and the system clock frequency and system clock source can be reconfigured after the program runs. The high frequency clocks that can be selected are:

- A 4 /8/16/ 22.12/ 24 MHz configurable internal high precision HSI clock.
- A 32.768 KHz configurable internal LSI clock.
- 4 ~ 32 MHz HSE clock can enable the CSS function to detect HSE. If CSS fails, the hardware will automatically convert the system clock to HSI, and software configures the HSI frequency. Simultaneously, CPU NMI interrupt is generated.

The AHB clock can be divided based on the system clock, and the APB clock can be divided based on the AHB clock. AHB and APB clock frequencies up to 32 MHz.




Figure 2-1 System Clock Structure Diagram

2.5. Power management

2.5.1. Power block diagram




Figure 2-2 Power Block Diagram

Table 2-2 Power Block Diagram

NO.	Power supply	Condition	Power value	Describe
1	V _{CC}	x6 version	1.7 V ~ 5.5 V	The chip is supplied with power through the power pins, and its power supply module is part of the analogue circuit.
		x7 version	2.0 V ~ 5.5 V	
2	V _{CCA}	x6 version	1.7 V ~ 5.5 V	Power to most analogue modules from V _{CC} PAD (a separate power supply PAD can also be designed).
		x7 version	2.0 V ~ 5.5 V	
3	V _{CCIO}	x6 version	1.7 V ~ 5.5 V	Power supply to IO, from V _{CC} PAD
		x7 version	2.0 V ~ 5.5 V	
4	V _{DD}		1.2 V/1.0 V ± 10 %	VR supplies power to the main logic circuits and SRAM inside the chip. When the MR is powered, it outputs 1.2 V. According to the software configuration, entering the stop mode can be powered by MR or LPR, and the LPR output is determined to be 1.2 V or 1.0 V.

2.5.2. Power monitoring

2.5.2.1. Power on reset (POR/PDR)

The Power on reset (POR)/Power down reset (PDR) module is designed to provide power-on and power-off reset for the chip. The module keeps working in all modes.

2.5.2.2. Brown-out reset (BOR)

In addition to POR/ PDR, BOR (brown-out reset) is also implemented. BOR can only be enabled and disabled through the option byte.

When the BOR is turned on, the BOR threshold can be selected by the Option byte, and both the rising and falling detection points can be configured individually.




Figure 2-3 POR/PDR/BOR threshold

2.5.2.3. Voltage detection (PVD)

Programmable Voltage Detector (PVD) module can be used to detect the V_{CC} power supply (it can also detect the voltage of the PB7 pin), and the detection point can be configured through the register.

When V_{CC} is higher or lower than the detection point of PVD, a corresponding reset flag is generated.

This event is internally connected to line 16 of EXTI , depending on the rising/falling edge configuration of EXTI line 16. When V_{CC} rises above the PVD detection point, or V_{CC} falls below the PVD detection point , an interrupt is generated. In the service program, users can perform urgent shutdown tasks.




Figure 2-4 PVD Threshold

2.5.3. Voltage regulator

The chip designs two voltage regulators:

- MR (Main regulator) keeps working when the chip is in normal operating state.
- LPR (Low power regulator) provides a lower power consumption option in stop mode.

2.5.4. Low power mode

In addition to the normal operating mode, the chip has 2 low-power modes:

- **Sleep mode:** Peripherals can be configured to keep working when the CPU clock is off (NVIC, SysTick, etc.). It is recommended only to enable the modules that must work, and close the module after the module works.
- **Stop mode:** In this mode, the contents of SRAM and registers are maintained, HSI and HSE are turned off, and most modules of clocks in the V_{DD} domain are stopped. GPIO, PVD, COMP output, RTC and LPTIM can wake up stop mode.

2.6. Reset

Two resets are designed in the chip: power and system reset.

2.6.1. Power reset

A power reset occurs in the following situations:

- Power on reset (POR/PDR)
- Brown-out reset (BOR)

2.6.2. System reset

A system reset occurs when the following events occur:

- Reset of NRST pin
- Windowed Watchdog Reset (WWDG)
- Independent Watchdog Reset (IWDG)
- SYSRESETREQ software reset
- Option byte load reset (OBL)
- Power reset (POR/PDR , BOR)

2.7. General-purpose input and output (GPIOs)

The software configures each GPIO as output (push-pull or open-drain), input (floating, pull-up/down, analogue), peripheral multiplexing function, and locking mechanism freeze I/O port configuration function.

2.8. DMA

Direct Memory Access (DMA) provides high-speed data transfer between peripherals and memory or between memory and memory.

DMA controller has three channels, and each channel is responsible for managing memory access requests from one or more peripherals. The DMA controller includes an arbiter for handling DMA requests for each DMA request's priority..

DMA supports circular buffer management, eliminating the need for user code to intervene when the controller reaches the end of the buffer.

Each channel is directly connected to a dedicated hardware DMA request, and each channel also supports software triggering. These functions are configured through software.

DMA is available for peripherals: SPI, I²C, USART, all TIMx timers (except TIM14 and LPTIM) and ADC.

2.9. Interrupt

The PY32F003 handles exceptions through the Cortex-M0+ processor's embedded Vectored Interrupt Controller (NVIC) and an Extended Interrupt/Event Controller (EXTI).

2.9.1. Interrupt controller NVIC

NVIC is a tightly coupled IP inside the Cortex-M0+ processor. The NVIC can handle NMI (Non-Maskable Interrupts) and maskable external interrupts from outside the processor and Cortex-M0+ internal exceptions. NVIC provides flexible priority management.

The tight coupling of the processor core to the NVIC greatly reduces the delay between an interrupt event and the initiation of the corresponding interrupt service routine (ISR). The ISR vectors are listed in a vector table, stored at a base address of the NVIC. The vector table base address determines the vector address of the ISR to execute, and the ISR is used as the offset composed of serial numbers.

If a high-priority interrupt event occurs and a low-priority interrupt event is just waiting to be serviced, the later-arriving high-priority interrupt event will be serviced first. Another optimization is called tail-chaining. When returning from a high-priority ISR and then starting a pending low-priority ISR,

unnecessary pushes and pops of processor contexts will be skipped. This reduces latency and improves power efficiency.

NVIC features:

- Low latency interrupt handling
- Level 4 Interrupt Priority
- Supports one NMI interrupt
- Supports 32 maskable external interrupts
- Supports 10 Cortex-M0+ exceptions
- High-priority interrupts can interrupt low-priority interrupt responses
- Support tail-chaining optimization
- Hardware Interrupt Vector Retrieval

2.9.2. Extended interrupt/event controller (EXTI)

EXTI adds flexibility to handle physical wire events and generates wake-up events when the processor wakes up from stop mode.

The EXTI controller has multiple channels, including a maximum of 16 GPIOs, 1 PVD output, 2 COMP outputs, RTC and LPTIM wake-up signals. GPIO, PVD and COMP can be configured to be triggered by a rising edge, falling edge or double edge. Any GPIO signal can be configured as EXTI0 ~ 15 channel through the select signal.

Each EXTI line can be independently masked through registers.

The EXTI controller can capture pulses shorter than the internal clock period.

Registers in the EXTI controller latch each event. Even in stop mode, after the processor wakes up from stop mode, it can identify the wake-up source or identify the GPIO and event that caused the interrupt.

2.10. Analog to digital converter (ADC)

The chip has a 12-bit SAR ADC. The module has up to 12 channels to be measured, including 10 external channels and 2 internal channels.

The conversion mode of each channel can be set to single, continuous, sweep, discontinuous mode. Conversion results are stored in left or right-aligned 16-bit data registers.

An analogue watchdog allows the application to detect if the input voltage exceeds a user-defined high or low threshold.

The ADC has been implemented to operate at a low frequency, resulting in lower power consumption.

At the end of sampling, conversion, and continuous conversion, an interrupt request is generated when the conversion voltage exceeds the threshold when simulating the watchdog.

2.11. Comparators (COMP)

- Each comparator has configurable positive or negative inputs for flexible voltage selection
 - Multiple I/O pins

- Power supply V_{CC}
- The output of the temperature sensor
- Internal reference voltage and 3-part values supplied by divider (1/4, 1/2, 3/4)
- The hysteresis function is configurable
- Programmable speed and power consumption
- The output can be connected to the input of I/O or timer as a trigger
 - OCREF_CLR event (current control of cycle by cycle)
 - Brakes for fast PWM shutdown

Each COMP has interrupt generation capability to act as a wake-up of the chip from low-power modes (sleep and stop modes) (via EXTI)

2.12. Timer

The characteristics of different timers of PY32F003 are shown in the following table:

Table 2-3 Timer Features

Types	Timer	Bit Width	Counting Direction	Prescaler	DMA	Capture /compare channel	Complementary output
Advanced	TIM1	16-bit	superior, Down, center aligned	1 ~ 65536	support	4	3
General purpose	TIM3	16-bit	superior, Down, center aligned	1 ~ 65536	support	4	-
	TIM14	16-bit	superior	1 ~ 65536	-	1	-
	TIM16, TIM17	16-bit	superior	1 ~ 65536	support	1	1

2.12.1. Advanced timer

The advanced timer (TIM1) consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler. It can be used in various scenarios, including pulse length measurement of input signals (input capture) or generating output waveforms (output compare, output PWM, complementary PWM with dead-time insertion).

TIM1 includes 4 independent channels:

- Input capture
- Output comparison
- PWM generation (edge or center-aligned mode)
- Single pulse mode output

If TIM1 is configured as a standard 16-bit timer, it has the same characteristics as the TIMx timer. Full modulation capability (0-100%) if configured as a 16-bit PWM generator.

In the MCU debug mode, TIM1 can freeze counting.

The timer feature with the same architecture is shared so that the TIM1 can work with other timers for synchronization or event chaining through the timer chaining function.

TIM1 supports the DMA function.

2.12.2. General-purpose timer

2.12.2.1. TIM3

The general-purpose timer TIM3 consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler. It has 4 independent channels, each for input capture/output compare, PWM or single pulse mode output.

TIM3 can work with TIM1 through the timer link function.

TIM3 supports the DMA function.

The TIM3 can process quadrature (incremental) encoder signals and digital outputs from 1 to 3 Hall Effect Sensors.

In the MCU debug mode, the TIM 3 can freeze counting.

2.12.2.2. TIM14

The general-purpose timer TIM14 consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler.

TIM14 has one independent channel for input capture/output compare, PWM or single pulse mode output.

In the MCU debug mode, the TIM14 can freeze counting.

2.12.2.3. TIM16/TIM17

The general-purpose timer TIM16 and TIM17 consists of a 16-bit auto-reload counter driven by a 16-bit programmable prescaler.

TIM16/TIM17 have 1 independent channel for input capture/output compare, PWM or single pulse mode output.

TIM16/TIM17 have one independent channel for input capture/output compare, PWM or single pulse mode output.

TIM16/TIM17 have complementary outputs with dead time.

TIM16/TIM17 supports the DMA function.

In the MCU debug mode, TIM 16/TIM17 can freeze counting.

2.12.3. Low power timer (LPTIM)

LPTIM is a 16 -bit up counter with a 3-bit prescaler and only support a single count.

LPTIM can be configured as a stop mode wakeup source.

In the MCU debug mode, LPTIM can freeze the count value.

2.12.4. IWDG

Independent watchdog (IWDG) is integrated in the chip, and this module has the characteristics of high-security level, accurate timing and flexible use. IWDG finds and resolves functional confusion due to software failure and triggers a system reset when the counter reaches the specified timeout value.

The IWDG is clocked by LSI, so even if the main clock fails, it can keep working.

IWDG is the best suited for applications that require the watchdog as a standalone process outside of the main application and do not have high timing accuracy constraints.

Controlling of option byte can enable IWDG hardware mode.

IWDG is the wake-up source of stop mode, which wakes up stop mode by reset.

In the MCU debug mode, IWDG can freeze the count value.

2.12.5. WWDG

The system window watchdog is based on a 7-bit down counter and can be set to free-run. It acts as a watchdog to reset the system when a failure shows. The count clock is the APB clock (PCLK). It has early warning interrupt capability, and the counter can be freeze in the MCU debug mode.

2.12.6. SysTick timer

SysTick counters are specifically for real-time operating systems (RTOS) also can use as standard down counters.

SysTick Features:

- 24-bit count down
- Self-loading capability
- An interrupt can be generated when the counter reaches 0 (maskable)

2.13. Real time clock (RTC)

The real-time clock is an independent timer. It has a set of continuous counting counters, which can provide a clock calendar function under the corresponding software configuration. Modifying the value of the counter can reset the current time and date of the system.

RTC is a 32-bit programmable counter with a prescale factor of up to 2^{20} bits.

The RTC counter clock source can be LSI and the stop wake-up source.

RTC can generate alarm interrupt, second interrupt and overflow interrupt (maskable).

RTC supports clock calibration.

In the MCU debug mode, RTC can freeze counting.

2.14. I²C interface

I²C (inter-integrated circuit) bus interface connects the microcontroller and the serial I²C bus. It provides multi-master capability and controls all I²C bus specific sequences, protocols, arbitration and timing. Standard (Sm) and fast (Fm) are supported.

I²C Features:

- Slave and master mode
- Multi-host function: can be master or slave
- Support different communication speeds
 - Standard Mode (Sm): Up to 100 kHz
 - Fast Mode (Fm): up to 400 kHz
- As master

- Generate Clock
- Generation of Start and Stop
- As slave
 - Programmable I²C address detection
 - Discovery of the Stop bit
- 7-bit addressing mode
- General call
- Status flag
 - Transmit/receive mode flags
 - Byte transfer complete flag
 - I²C busy flag bit
- Error flag
 - Master arbitration loss
 - ACK failure after address/data transfer
 - Start/Stop error
 - Overrun/Underrun (clock stretching function disable)
- Optional Clock Stretching
- Single-byte buffer with DMA capability
- Software reset
- Analogue noise filter function

2.15. Universal synchronous asynchronous receiver/transmitter (USART)

PY32F003 contains 2 USARTs with precisely the same functions.

The Universal Synchronous Asynchronous Transceiver (USART) provides a flexible method for full-duplex data exchange with external devices using the industry-standard NRZ asynchronous serial data format. The USART utilizes a fractional baudrate generator to provide a wide range of baudrate options. It supports simultaneous one-way communication and half-duplex single-wire communication, and it also allows multi-processor communication.

Automatic baudrate detection is supported.

High-speed data communication can be achieved by using the DMA method of the multi-buffer configuration.

USART features:

- Full-duplex asynchronous communication
- NRZ standard format
- Configurable 16 times or 8 times oversampling for increased flexibility in speed and clock tolerance
- Programmable baudrate shared by transmit and receive, up to 2 Mbit/s(16 times oversampling)
- Automatic baudrate detection

- Programmable data length of 8 or 9 bits
- Configurable stop bits (1 bit or 2 bits)
- Synchronous mode and clock output function for synchronous communication
- Single-wire half-duplex communication
- Independent transmit and receive enable bits
- Hardware flow control
- Receive/transmit bytes by DMA buffer
- Detection flag
 - Receive full buffer
 - Send empty buffer
 - End of transmission
- Parity Control
 - Send check digit
 - Check the received data
- Flagged interrupt sources
 - CTS change
 - Send empty register
 - Send completed
 - Receive full data register
 - Bus idle detected
 - Overflow error
 - Frame error
 - Noise operation
 - Error detection
- Multiprocessor communication
 - If the address does not match, enter silent mode
- Wake-up from silent mode: by idle detection and address flag detection

2.16. Serial peripheral interface (SPI)

PY32F003 contains one SPI.

Serial Peripheral Interface (SPI) allows the chip to communicate with external devices in half-duplex, full-duplex, and simplex synchronous serial communication. This interface can be configured in master mode and provides the communication clock (SCK) for external slave devices. The interface can also work in a multi-master configuration.

The SPI features are as follows:

- Master or Slave mode
- 3 -wire full-duplex simultaneous transmission
- 2-wire half-duplex synchronous transmission (with bidirectional data line)
- 2-wire simplex synchronous transmission (no bidirectional data line)
- 8-bit or 16-bit transmission frame selection

- Support multi-master mode
- 8 Master mode baudrate prescaler factors (max $f_{PCLK}/4$)
- Slave mode frequency (max $f_{PCLK}/4$)
- Both master and slave modes can be managed by software or hardware NSS: dynamic change of master/slave operating mode
- Programmable clock polarity and phase
- Programmable data order, MSB first or LSB first
- Dedicated transmit and receive flags that can trigger interrupts
- SPI bus busy status flag
- Motorola mode
- Interrupt-causing master mode faults, overloads
- Two 32-bit Rx and Tx FIFOs with DMA capability

2.17. SWD

The ARM SWD interface allows serial debugging tools to be connected to the PY32F003.

3. Pinouts and pin descriptions




Figure 3-1 QFN20 Pinout1 PY32F003F1xUx / PY32F003F1xUx-E (Top view)




Figure 3-2 QFN20 Pinout2 PY32F003F2xUx (Top view)




Figure 3-3 TSSOP20 Pinout1 PY32F003F1xPx / PY32F003F1xPx-E (Top view)




Figure 3-4 TSSOP20 Pinout2 PY32F003F2xPx (Top view)




Figure 3-5 TSSOP20 Pinout3 PY32F003F3xPx (Top view)




Figure 3-6 TSSOP20 Pinout4 PY32F003F4xPx (Top view)




Figure 3-7 TSSOP20 Pinout5 PY32F003F5xPx (Top view)




Figure 3-8 TSSOP20 Pinout6 PY32F003F6xPx / PY32F003F6xPx-E (Top view)




Figure 3-9 SOP20 Pinout1 PY32F003F1xSx (Top view)




Figure 3-10 SOP16 Pinout1 PY32F003W1xSx / PY32F003W1xSx-E (Top view)




Figure 3-11 MSOP10 PY32F003A1xNx (Top view)




Figure 3-12 SOP8 PY32F003L1xSx / PY32F003L1xSx-E (Top view)




Figure 3-13 SOP8 PY32F003L2xSx (Top view)




Figure 3-14 DFN8(3*2) PY32F003L2xDx (Top view)

Table 3-1 Pin definition terminology and symbols

Types		Symbol	Definition
Port type	S	Supply pin	
	G	Ground pin	
	I/O	Input/output pin	
	NC	Undefined	
Port structure	COM	5V port, support analogue input and output function	
	RST	Reset port, with internal weak pull-up resistor, does not support analog input and output function	
Notes		-	Unless other specified, all ports are used as floating inputs between and after reset
Port function	Multiplexing function	-	Function selected by GPIOx_AFR register
	Additional function	-	Directly selected or enabled through peripheral registers

Table 3-2 QFN20/TSSOP20/SOP20 pin definition

Packages										Reset	Port type	Port structure	Notes	Functions	
QFN20 F1	QFN20 F2	TSSOP20 F1	TSSOP20 F2	TSSOP20 F3	TSSOP20 F4	TSSOP20 F5	TSSOP20 F6	SOP20 F1	Multiplexing					Additional	
13	16	16	15	5	20	16	11	16	PF0-OSC_IN	I/O	COM		USART2_RX	OSC_IN	
													TIM14_CH1		
													USART1_RX		
													USART2_TX		
													I ² C_SDA		
14	17	17	16	-	1	17	12	17	PF1-OSC_OUT	I/O	COM		USART2_TX	OSC_OUT	
													USART1_TX		
													USART2_RX		
													I ² C_SCL		
													SPI1_NSS		
													TIM14_CH1		
15	18	18	17	19	2	18	13	18					MCO	NRST	
													USART2_RX		
-	-	-	-	-	-	19	-	-	PF3	I/O	COM		USART1_TX	COMP2_INP	
													USART2_TX		
													RTC_OUT		
													SPI1_NSS		
													TIM3_CH3		
16	19	19	18	20	-	-	14	19	PA0	I/O	COM		USART1_CTS	ADC_IN0 COMP1_INM	
													USART2_CTS		
													COMP1_OUT		
													TIM1_CH3		
													TIM1_CH1N		

Packages										Reset	Port type	Port structure	Notes	Functions	
QFN20 F1	QFN20 F2	TSSOP20 F1	TSSOP20 F2	TSSOP20 F3	TSSOP20 F4	TSSOP20 F5	TSSOP20 F6	SOP20 F1						Multiplexing	Additional
														SPI1_MISO	
														USART2_TX	
														IR_OUT	
17	20	20	19	1	-	20	15	20	PA1	I/O	COM			SPI1_SCK	
														USART1_RTS	
														USART2_RTS	
														EVENTOUT	
														SPI1_MOSI	
														USART2_RX	
														TIM1_CH4	
														TIM1_CH2N	
														MCO	
18	1	1	20	2	2	1	16	15	PA2	I/O	COM			SPI1_MOSI	
														USART1_TX	
														USART2_TX	
														COMP2_OUT	
														SPI1_SCK	
														TIM3_CH1	
														I ² C_SDA	
19	2	2	1	3	3	2	17	14	PA3	I/O	COM			USART1_RX	
														USART2_RX	
														EVENTOUT	
														SPI1_MOSI	
														TIM1_CH1	
														I ² C_SCL	

Packages										Reset	Port type	Port structure	Notes	Functions	
QFN20 F1	QFN20 F2	TSSOP20 F1	TSSOP20 F2	TSSOP20 F3	TSSOP20 F4	TSSOP20 F5	TSSOP20 F6	SOP20 F1	Multiplexing					Additional	
20	3	3	2	4	4	3	18	1	PA4	I/O	COM		SPI1_NSS	ADC_IN4	
													USART1_CK		
													TIM14_CH1		
													USART2_CK		
													ENENTOUT		
													RTC_OUT		
													TIM3_CH3		
													USART2_TX		
1	-	4	3	-	-	4	10	2	PA5	I/O	COM		SPI1_SCK	ADC_IN5	
													LPTIM_ETR		
													EVENTOUT		
													TIM3_CH2		
													USART2_RX		
													MCO		
2	-	5	4	-	-	5	19	3	PA6	I/O	COM		SPI1_MISO	ADC_IN6	
													TIM3_CH1		
													TIM1_BKIN		
													TIM16_CH1		
													COMP1_OUT		
													USART1_CK		
													RTC_OUT		
													SPI1_MOSI		
3	-	6	5	6	19	6	20	4	PA7	I/O	COM		TIM3_CH2	ADC_IN7	
													TIM1_CH1N		
													TIM14_CH1		

Packages									Reset	Port type	Port structure	Notes	Functions	
QFN20 F1	QFN20 F2	TSSOP20 F1	TSSOP20 F2	TSSOP20 F3	TSSOP20 F4	TSSOP20 F5	TSSOP20 F6	SOP20 F1					Multiplexing	Additional
													TIM17_CH1	
													EVENTOUT	
													COMP2_OUT	
													USART1_TX	
													USART2_TX	
													I ² C_SDA	
													SPI1_MISO	
-	-	-	-	-	5	-	9	5	PB0	I/O	COM		SPI1_NSS	
-	-	-	6	-	6	-	3	6	PB1	I/O	COM		TIM3_CH3	
-	-	-	6	-	6	-	3	6	PB1	I/O	COM		TIM1_CH2N	ADC_IN8
-	-	-	6	-	6	-	3	6	PB1	I/O	COM		EVENTOUT	
-	-	-	6	-	6	-	3	6	PB1	I/O	COM		COMP1_OUT	
-	-	-	6	-	6	-	3	6	PB1	I/O	COM		TIM14_CH1	
-	-	-	6	-	6	-	3	6	PB1	I/O	COM		TIM3_CH4	
-	-	-	6	-	6	-	3	6	PB1	I/O	COM		TIM1_CH3N	ADC_IN9
-	-	-	6	-	6	-	3	6	PB1	I/O	COM		EVENTOUT	COMP1_INM
4	4	7	7	7	7	-	2	7	V _{ss}	S			Ground	
-	5	-	8	8	8	8	-	8	PB2	I/O	COM		USART1_RX	
-	5	-	8	8	8	8	-	8	PB2	I/O	COM		USART2_RX	COMP1_INP
6	6	9	9	9	9	9	1	9	V _{cc}	S			Digital power supply	
-	-	-	-	-	-	-	-	-	PA8	I/O	COM		USART1_CK	
-	-	-	-	-	-	-	-	-	PA8	I/O	COM		TIM1_CH1	
-	-	-	-	-	-	-	-	-	PA8	I/O	COM		USART2_CK	
-	-	-	-	-	-	-	-	-	PA8	I/O	COM		MCO	
-	-	-	-	-	-	-	-	-	PA8	I/O	COM		EVENTOUT	

Packages								Reset	Port type	Port structure	Notes	Functions	
QFN20 F1	QFN20 F2	TSSOP20 F1	TSSOP20 F2	TSSOP20 F3	TSSOP20 F4	TSSOP20 F5	TSSOP20 F6	SOP20 F1				Multiplexing	Additional
-	7	-	-	-	10	-	-	-	PA9	I/O	COM	USART1_RX USART2_RX SPI1_MOSI I ² C_SCL USART1_TX TIM1_CH2 MCO I ² C_SCL EVENTOUT I ² C_SDA TIM1_BK SPI1_SCK USART1_RX	OSC32OUT
-	8	-	-	-	11	-	4	-	PA10	I/O	COM	USART1_RX TIM1_CH3 TIM17_BKIN USART2_RX I ² C_SDA EVENTOUT I ² C_SCL SPI1_NSS USART1_TX IR_OUT	OS32IN
-	-	-	-	-	12	-	5	-	PA11	I/O	COM	SPI1_MISO USART1_CTS	-

Packages									Reset	Port type	Port structure	Notes	Functions	
QFN20 F1	QFN20 F2	TSSOP20 F1	TSSOP20 F2	TSSOP20 F3	TSSOP20 F4	TSSOP20 F5	TSSOP20 F6	SOP20 F1					Multiplexing	Additional
													TIM1_CH4	
													EVENTOUT	
													USART2_CTS	
													I ² C_SCL	
													COMP1_OUT	
													SPI1_MOSI	
													USART1_RTS	
													TIM1_ETR	
													USART2_RTS	
													EVENTOUT	
													I ² C_SDA	
													COMP2_OUT	
5	-	8	10	10	13	-	6	10	PA12	I/O	COM		SWDIO	
7	9	10	11	11	18	10	8	11	PA13 (SWDIO)	I/O	COM	(2)	IR_OUT	
8	10	11	12	12	17	11	7	12	PA14 (SWCLK)	I/O	COM	(2)	EVENTOUT	
-	-	-	-	-	14	-	-	-	PA15	I/O	COM		SPI1_MISO	
													TIM1_CH2	
													USART1_RX	
													MCO	
													SWCLK	
													USART1_TX	
													USART2_TX	
													EVENTOUT	
													MCO	
													SPI1_NSS	

Packages									Reset	Port type	Port structure	Notes	Functions	
QFN20 F1	QFN20 F2	TSSOP20 F1	TSSOP20 F2	TSSOP20 F3	TSSOP20 F4	TSSOP20 F5	TSSOP20 F6	SOP20 F1					Multiplexing	Additional
									PB3	I/O	COM		USART1_RX	COMP2_INM
-	-	-	13	13	15	-	-	-					USART2_RX	
													EVENTOUT	
													SPI1_SCK	COMP2_INP
													TIM1_CH2	
													USART1 RTS	
									PB4	I/O	COM		USART2 RTS	COMP2_INP
													EVENTOUT	
													SPI1_MISO	
													TIM3_CH1	
													USART2_CTS	
													USART1_CTS	
									PB5	I/O	COM		TIM17_BKIN	-
													EVENTOUT	
													SPI1_MOSI	
													TIM3_CH2	
													TIM16_BKIN	
													USART2_CK	
9	12	12	-	15	-	12	-	-	PB6	I/O	COM		USART1_CK	COMP2_INP
													LPTIM_IN1	
													COMP1_OUT	
													USART1_TX	
													TIM1_CH3	
													TIM16_CH1N	
10	-	13	-	16	-	13	-	-					USART2_TX	

Packages									Reset	Port type	Port structure	Notes	Functions	
QFN20 F1	QFN20 F2	TSSOP20 F1	TSSOP20 F2	TSSOP20 F3	TSSOP20 F4	TSSOP20 F5	TSSOP20 F6	SOP20 F1					Multiplexing	Additional
									PB7	I/O	COM	(3)	I ² C_SCL	COMP2_INM PVD_IN
11	13	14	-	17	-	-	-	-					LPTIM_ETR	
													EVENTOUT	
													USART1_RX	
													TIM17_CH1N	
12	14	15	14	18	-	15	-	13	PF4-BOOT0	I/O	COM	(3)	I ² C_SDA	COMP1_INP
													EVENTOUT	
-	15	-	-	-	-	14	-	-	PB8	I/O	COM	(3)	TIM16_CH1	
													I ² C1_SCL	
													USART2_TX	
													EVENTOUT	
													USART1_TX	
													I ² C_SDA	
													TIM17_CH1	
													IR_OUT	
-	-	-	-	-	-	-	-	-	V _{ss}	S			Ground	

1. Selecting PF2 or NRST is configured through option bytes .
2. After reset, the two pins of PA13 and PA14 are configured as SWDIO and SWCLK AF function, the former internal pull-up resistor, the latter internal pull-down resistor is activated.
3. PF4 -BOOT0 is the default digital input mode, and the pull-down is enabled.

Table 3-3 SOP16/MSOP10 pin definition

Packages		Reset	Port type	Port structure	Notes	Functions	
SOP16 W1	MSOP10 P1					Multiplexing	Additional
1	10	V _{ss}	S			Ground	
2	2	PA12	I/O	COM	(2)	SPI1_MOSI	-
						USART1_RTS	
						TIM1_ETR	
						USART2_RTS	
						EVENTOUT	
						I2C_SDA	
						COMP2_OUT	
3	2	PA13(SWDIO)	I/O	COM	(2)	SWDIO	-
						IR_OUT	
						EVENTOUT	
						SPI1_MISO	
						TIM1_CH2	
						USART1_RX	
						MCO	
4	-	PF1-OSC_OUT- (PF1)	I/O	COM		USART2_TX	OSC_OUT
						USART1_TX	
						USART2_RX	
						I2C_SCL	
						SPI1_NSS	
						TIM14_CH	
4	3	PA14(SWCLK)	I/O	COM	(2)	SWCLK	-
						USART1_TX	
						USART2_TX	

Packages				re		Functions	
						EVENTOUT	
-	3	PB6	I/O	COM		MCO	COMP2_INP
						USART1_TX	
						TIM1_CH3	
						TIM16_CH1N	
						USART2_TX	
						I2C_SCL	
						LPTIM_ETR	
						EVENTOUT	
						USART2_RX	OSC_IN
5	-	PF0-OSC_IN- (PF0)	I/O	COM		TIM14_CH1	
						USART1_RX	
						USART2_TX	
						I2C_SDA	
						MCO	NRST
5	6	PF2-NRST	I/O	RST	(1)	USART2_RX	
						USART1_CTS	ADC_IN0 COMP1_INM
						USART2_CTS	
						COMP1_OUT	
						TIM1_CH3	
						TIM1_CH1N	
						SPI1_MISO	
						USART2_TX	
						IR_OUT	
6	7	PA0	I/O	COM		SPI1_SCK	COMP1_INP ADC_IN1
						USART1_RTS	
						USART2_RTS	
						EVENTOUT	
						SPI1_MOSI	
						USART2_RX	
7	8	PA1	I/O	COM			COMP1_INP ADC_IN1

Packages				Pin	Function	Functions	
						TIM1_CH4	
8	9	PA2		I/O	COM	TIM1_CH2N	COMP2_INM ADC_IN2
						MCO	
						SPI1_MOSI	
						USART1_TX	
						USART2_TX	
						COMP2_OUT	
						SPI1_SCK	
						TIM3_CH1	
						I2C_SDA	
9	5	PA3		I/O	COM	USART1_RX	COMP2_INP ADC_IN3
						USART2_RX	
						EVENTOUT	
						SPI1_MOSI	
						TIM1_CH1	
						I2C_SCL	
10	4	PA4		I/O	COM	SPI1_NSS	ADC_IN4
						USART1_CK	
						TIM14_CH1	
						USART2_CK	
						ENENTOUT	
						RTC_OUT	
						TIM3_CH3	
						USART2_TX	
11	-	PA5		I/O	COM	SPI1_SCK	ADC_IN5
						LPTIM_ETR	
						EVENTOUT	
						TIM3_CH2	
						USART2_RX	
						MCO	

Packages				re		Functions	
12	-	PA6	I/O	COM		SPI1_MISO TIM3_CH1 TIM1_BKIN TIM16_CH1 EVENTOUT COMP1_OUT USART1_CK RTC_OUT	ADC_IN6
13	-	PA7	I/O	COM		SPI1_MOSI TIM3_CH2 TIM1_CH1N TIM14_CH1 TIM17_CH1 EVENTOUT COMP2_OUT USART1_TX USART2_TX I2C_SDA SPI1_MISO	ADC_IN7
14	-	PB0	I/O	COM		SPI1_NSS TIM3_CH3 TIM1_CH2N EVENTOUT COMP1_OUT	ADC_IN8
15	-	PB1	I/O	COM		TIM14_CH1 TIM3_CH4 TIM1_CH3N EVENTOUT	COMP1_INM ADC_IN9
16	1	V _{cc}	S			Digital power supply	

1. Selecting PF2 or NRST is configured through option bytes .

2. After reset, the two pins of PA13 and PA14 are configured as SWDIO and SWCLK AF function, the former internal pull-up resistor, the latter internal pull-down resistor is activated.

Table 3-4 SOP8 pin definition

Packages		Reset	Port type	Port structure	Notes	Functions	
SOP8 L1	SOP8 L2					Multiplexing	Additional
1	1	VCC	S			Digital power supply	
2	2	PA0	I/O	COM		USART1_CTS	ADC_IN0 COMP1_INM
						COMP1_OUT	
						TIM1_CH3	
						TIM1_CH1N	
						SPI1_MISO	
						IR_OUT	
3	3	PA1	I/O	COM		SPI1_SCK	COMP1_INP ADC_IN1
						USART1_RTS	
						EVENTOUT	
						SPI1_MOSI	
						TIM1_CH4	
						TIM1_CH2N	
						MCO	
						SPI1_MOSI	
4	4	PA2	I/O	COM		USART1_TX	ADC_IN2
						SPI1_SCK	
						TIM3_CH1	
						I2C_SDA	
						MCO	
5	5	PF2-NRST	I/O	RST	(1)	SPI1_NSS	NRST ADC_IN8
		PB0	I/O	COM		TIM3_CH3	
						ADC_IN8	

Packages			Pin	Type	Function	Functions	
6	6		PA10	I/O	COM	(2)	TIM1_CH2N
							EVENTOUT
							COMP1_OUT
							USART1_RX
							TIM1_CH3
							TIM17_BKIN
							I2C_SDA
							EVENTOUT
							I2C_SCL
							SPI1_NSS
7	7		PA13(SWDIO)	I/O	COM	(2)	USART1_TX
							IR_OUT
							EVENTOUT
							SPI1_MISO
							TIM1_CH2
							USART1_RX
							MCO
							SWCLK
							USART1_TX
							EVENTOUT
7	-		PA14(SWCLK)	I/O	COM	(2)	MCO
							SPI1_MOSI
							TIM3_CH2
							TIM16_BKIN
							USART1_CK
							LPTIM_IN1
							COMP1_OUT
PB5							

Packages		PB7	I/O	COM		Functions	
-	7					USART1_RX	COMP2_INM PVD_IN
8	-	V _{ss}	S			I2C_SDA	
						EVENTOUT	
						Digital power supply	

1. Selecting PF2 or NRST is configured through option bytes .
2. After reset, the two pins of PA13 and PA14 are configured as SWDIO and SWCLK AF function, the former internal pull-up resistor, the latter internal pull-down resistor is activated.

Table 3-5 DFN8 pin definition

DFN8 L2	Reset	Port type	Port structure	Notes	Functions	
					Multiplexing	Additional
1	V _{cc}	S			Digital power supply	
2	PA0	I/O	COM		USART1_CTS	ADC_IN0 COMP1_INM
					COMP1_OUT	
					TIM1_CH3	
					TIM1_CH1N	
					SPI1_MISO	
					IR_OUT	
3	PA1	I/O	COM		SPI1_SCK	COMP1_INP ADC_IN1
					USART1_RTS	
					EVENTOUT	
					SPI1_MOSI	
					TIM1_CH4	

Packages	Reset	Port type	Port structure	Notes	Functions	
					Multiplexing	Additional
					TIM1_CH2N MCO	
4	PA2	I/O	COM	(1)	SPI1_MOSI USART1_TX COMP2_OUT SPI1_SCK TIM3_CH1 I2C_SDA	COMP2_INM ADC_IN2
					MCO	NRST
					SPI1 NSS TIM3_CH3	ADC_IN8
					TIM1_CH2N EVENTOUT COMP1_OUT	
					USART1_RX TIM1_CH3 TIM17_BKIN I2C_SDA EVENTOUT	
					I2C_SCL SPI1 NSS USART1_TX IR_OUT	
					SWDIO IR_OUT EVENTOUT	-
5	PF2-NRST	I/O	RST	(1)		
	PB0	I/O	COM			
6	PA10	I/O	COM	(2)	OS32IN	
	PA13(SWDIO)	I/O	COM			

Packages	Reset	Port type	Port structure	Notes	Functions	
					Multiplexing	Additional
					SPI1_MISO TIM1_CH2 USART1_RX MCO	
7	PA14(SWCLK)	I/O	COM	(2)	SWCLK USART1_TX EVENTOUT MCO	-
					USART1_TX TIM1_CH3 TIM16_CH1N I2C_SCL LPTIM_ETR EVENTOUT	
8	PB6	I/O	COM		SPI1_MOSI TIM3_CH2 TIM16_BKIN USART1_CK LPTIM_IN1 COMP1_OUT	-

1. Selecting PF2 or NRST is configured through option bytes .
2. After reset, the two pins of PA13 and PA14 are configured as SWDIO and SWCLK AF function, the former internal pull-up resistor, the latter internal pull-down resistor is activated.
3. PF8-BOOT0 defaults to digital input mode and pull-down is enabled.
4. Two IO ports are from the same pin. Only one of them can be used at a time, and the other must be configured as analog mode (MODEy[1:0] is 0B11).

3.1. Port A multiplexing function mapping

Table 3-6 Port A multiplexing function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0	-	USART1_CTS	-	-	USART2_CTS	-	-	COMP1_OUT
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	-	USART2_TX	SPI1_MISO	-	-	TIM1_CH3	TIM1_CH1N	IR_OUT
PA1	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SPI1_SCK	USART1 RTS	-	-	USART2_RTS	-	-	EVENTOUT
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA2	-	USART2_RX	SPI1_MOSI	-	-	TIM1_CH4	TIM1_CH2N	MCO
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SPI1_MOSI	USART1_TX	-	-	USART2_TX	-	-	COMP2_OUT
PA3	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	-	-	SPI1_SCK	-	I ² C_SDA	TIM3_CH1	-	-
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA4	-	USART1_RX	-	-	USART2_RX	-	-	EVENTOUT
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	-	-	SPI1_MOSI	-	I ² C_SCL	TIM1_CH1	-	-
PA5	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SPI1 NSS	USART1 CK	-	-	TIM14_CH1	USART2 CK	-	EVENTOUT
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA6	-	USART2_TX	-	-	-	TIM3_CH3	-	RTC_OUT
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SPI1_SCK	-	-	-	-	LPTIM1_ETR	-	EVENTOUT
PA7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	-	USART2_RX	-	-	-	TIM3_CH2	-	MCO
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA8	SPI1_MISO	TIM3_CH1	TIM1_BKIN	-	-	TIM16_CH1	-	COMP1_OUT
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	USART1 CK	-	-	-	-	-	-	RTC_OUT
PA9	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	-	USART1 TX	TIM1_CH2	-	USART2_TX	MCO	-	EVENTOUT
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA10	USART1_RX	USART2_RX	SPI1_MOSI	-	I ² C_SCL	-	-	-
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	-	USART1_RX	TIM1_CH3	-	USART2_RX	TIM17_BKIN	I ² C_SDA	EVENTOUT
PA11	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	USART1_TX	-	SPI1 NSS	-	I ² C_SCL	-	-	-
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA12	SPI1_MISO	USART1_CTS	TIM1_CH4	-	USART2_CTS	EVENTOUT	I ² C_SCL	COMP1_OUT
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SPI1_MOSI	USART1_RTS	TIM1_ETR	-	USART2_RTS	EVENTOUT	I ² C_SDA	COMP2_OUT
PA13	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SWDIO	IR_OUT	-	-	-	-	-	EVENTOUT
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
PA14	USART1_RX	-	SPI1_MISO	-	-	TIM1_CH2	-	MCO
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SWCLK	USART1_TX	-	-	USART2_TX	-	-	EVENTOUT
PA15	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	USART1_RX	-	-	-	-	-	-	-
	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SPI1_NSS	USART1_RX	-	-	USART2_RX	-	-	EVENTOUT

3.2. Port B multiplexing function mapping

Table 3-7 Port B multiplexing function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PB0	SPI1_NSS	TIM3_CH3	TIM1_CH2N	-	-	EVENTOUT	-	COMP1_OUT
PB1	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	TIM14_CH1	TIM3_CH4	TIM1_CH3N	-	-	-	-	EVENTOUT
PB2	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	USART1_RX	-	-	USART2_RX	-	-	-	-
PB3	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SPI1_SCK	TIM1_CH2	-	USART1 RTS	USART2 RTS	-	-	EVENTOUT
PB4	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SPI1_MISO	TIM3_CH1	-	USART1_CTS	USART2_CTS	TIM17_BKIN	-	EVENTOUT
PB5	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	SPI1_MOSI	TIM3_CH2	TIM16_BKIN	USART1 CK	USART2 CK	LPTIM_IN1	-	COMP1_OUT
PB6	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	USART1_TX	TIM1_CH3	TIM16_CH1N	-	USART2_TX	LPTIM_ETR	I ² C_SCL	EVENTOUT
PB7	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	USART1_RX	-	TIM17_CH1N	-	USART2_RX	-	I ² C_SDA	EVENTOUT
PB8	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	-	-	TIM16_CH1	-	USART2_TX	-	I ² C_SCL	EVENTOUT
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	USART1_TX	-	-	-	I ² C_SDA	TIM17_CH1	-	IR_OUT

3.3. Port F multiplexing function mapping

Table 3-8 Port F multiplexing function mapping

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PF0-OSC_IN	-	-	TIM14_CH1	-	USART2_RX	-	-	-
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	USART1_RX	USART2_TX	-	-	I ² C_SDA	-	-	-
PF1_OSC_OUT	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	-	-	-	-	USART2_TX	-	-	-
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	USART1_TX	USART2_RX	SPI1_NSS	-	I ² C_SCL	TIM14_CH1	-	-
PF2-NRST	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	-	-	-	-	USART2_RX	-	MCO	-
PF3	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	USART1_TX	-	-	-	USART2_TX	-	-	-
	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	-	-	SPI1_NSS	-	-	TIM3_CH3	-	RTC_OUT
PF4-BOOT0	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	-	-	-	-	-	-	-	-

4. Memory mapping




Figure 4-1 Memory map

Table 4-1 Memory address

Type	Boundary Address	Size	Memory Area	Description
SRAM	0x2000 1 000-0x3FFF FFFF	512 MB	Reserved	
	0x2000 0000-0x2000 1FFF	8 KB	SRAM	Depending on the hardware, the SRAM is up to 8 KB
Code	0x1FFF 1000-0x1FFF FFFF	4 KB	Reserved	
	0x1FFF 0F80-0x1FFF 0FFF	128 Bytes	Reserved	

Type	Boundary Address	Size	Memory Area	Description
	0x1FFF 0F00-0x1FFF 0F7F	128 Bytes	Factory config	Store HSI triming data, flash erasing time configuration parameters
	0x1FFF 0E80-0x1FFF 0EFF	128 Bytes	Option bytes	Option bytes
	0x1FFF 0E00-0x1FFF 0E7F	128 Bytes	UID	Unique ID
	0x1FFF 0000-0x1FFF 0DFF	3.5 KB	System memory	Store the boot loader
	0x0800 8000-0x1FFE FFFF	384 MB	Reserved	
	0x0800 0000-0x0800 FFFF	64 KB	Main flash memory	
	0x0001 0000-0x07FF FFFF	8 MB	Reserved	
	0x0000 0000-0x0000 FFFF	64 KB	According to the Boot configuration: 1) Main flash memory 2) System memory 3) SRAM	

1. Except for 0x1FFF 0E00-0x1FFF 0E7F, the above spaces are marked as reserved spaces, which cannot be written and read as 0 with response error.

Table 4-2 Peripheral register address

Bus	Boundary Address	Size	Peripheral
	0xE000 0000-0xE00F FFFF	1 MB	M0+
IOPORT	0x5000 1800-0x5FFF FFFF	-	Reserved ⁽¹⁾
	0x5000 1400-0x5000 17FF	1 KB	GPIOF
	0x5000 1000-0x5000 13FF	-	Reserved
	0x5000 0C00-0x5000 0FFF	-	Reserved
	0x5000 0C00-0x5000 0FFF	-	Reserved
	0x5000 0400-0x5000 07FF	1 KB	GPIOB
	0x5000 0000-0x5000 03FF	1 KB	GPIOA
AHB	0x4002 3400-0x4FFF FFFF	-	Reserved
	0x4002 300C-0x4002 33FF	1 KB	Reserved
	0x4002 3000-0x4002 3008		CRC
	0x4002 2400-0x4002 2FFF	-	Reserved
	0x4002 2124-0x4002 23FF	1 KB	Reserved
	0x4002 2000-0x4002 2120		Flash
	0x4002 1C00-0x4002 1FFF	-	Reserved
	0x4002 1888-0x4002 1BFF	1 KB	Reserved
	0x4002 1800-0x4002 1884		EXTI ⁽²⁾
	0x4002 1400-0x4002 17FF	-	Reserved
	0x4002 1064-0x4002 13FF	1 KB	Reserved
	0x4002 1000-0x4002 1060		RCC ⁽²⁾
	0x4002 0C00-0x4002 0FFF	-	Reserved
	0x4002 0040-0x4002 03FF	1 KB	Reserved
	0x4002 0000-0x4002 003C		DMA

Bus	Boundary Address	Size	Peripheral
APB	0x4001 5C00-0x4001 FFFF	-	Reserved
	0x4001 5880-0x4001 5BFF	1 KB	Reserved
	0x4001 5800-0x4001 587F		DBG
	0x4001 4C00-0x4001 57FF	-	Reserved
	0x4001 4850-0x4001 4BFF	1 KB	Reserved
	0x4001 4800-0x4001 484C		TIM17
	0x4001 4450-0x4001 47FF	1 KB	Reserved
	0x4001 4400-0x4001 404C		TIM16
	0x4001 3C00-0x4001 43FF	-	Reserved
	0x4001 381C-0x4001 3BFF	1 KB	Reserved
	0x4001 3800-0x4001 3018		USART1
	0x4001 3400-0x4001 37FF	-	Reserved
	0x4001 3010-0x4001 33FF	1 KB	Reserved
	0x4001 3000-0x4001 300C		SPI1
	0x4001 2C50-0x4001 2FFF	1 KB	Reserved
	0x4001 2C00-0x4001 2C4C		TIM1
	0x4001 2800-0x4001 2BFF	-	Reserved
	0x4001 270C-0x4001 27FF	1 KB	Reserved
	0x4001 2400-0x4001 2708		ADC
	0x4001 0400-0x4001 23FF	-	Reserved
	0x4001 0220-0x4001 03FF	1 KB	Reserved
	0x4001 0200-0x4001 021F		COMP1 and COMP2
	0x4001 0000-0x4001 01FF		SYSCFG
	0x4000 B400-0x4000 FFFF	-	Reserved
	0x4000 B000-0x4000 B3FF	-	Reserved
	0x4000 8400-0x4000 AFFF	-	Reserved
	0x4000 8000-0x4000 83FF	-	Reserved
	0x4000 7C28-0x4000 7FFF	1 KB	Reserved
	0x4000 7C00-0x4000 7C24		LPTIM
	0x4000 7400-0x4000 7BFF	-	Reserved
	0x4000 7018-0x4000 73FF	1 KB	Reserved
	0x4000 7000-0x4000 7014		PWR ⁽³⁾
	0x4000 5800-0x4000 6FFF	-	Reserved
	0x4000 5434-0x4000 57FF	1 KB	Reserved
	0x4000 5400-0x4000 5430		I ² C
	0x4000 4800-0x4000 53FF	-	Reserved
	0x4000 441C-0x4000 47FF	1 KB	Reserved
	0x4000 4400-0x4000 4418		USART2
	0x4000 3C00-0x4000 43FF	-	Reserved
	0x4000 3800-0x4000 3BFF	1 KB	Reserved

Bus	Boundary Address	Size	Peripheral
	0x4000 3400-0x4000 37FF	-	Reserved
	0x4000 3014-0x4000 33FF	1 KB	Reserved
	0x4000 3000-0x4000 0010		IWDG
	0x4000 2C0C-0x4000 2FFF	1 KB	Reserved
	0x4000 2C00-0x4000 2C08		WWDG
	0x4000 2830-0x4000 2BFF	1 KB	Reserved
	0x4000 2800-0x4000 282C		RTC ⁽³⁾
	0x4000 2400-0x4000 27FF	-	Reserved
	0x4000 2054-0x4000 23FF	1 KB	Reserved
	0x4000 2000-0x4000 0050		TIM14
	0x4000 1800-0x4000 1FFF	-	Reserved
	0x4000 1400-0x4000 17FF	-	Reserved
	0x4000 1000-0x4000 13FF	-	Reserved
	0x4000 0800-0x4000 0FFF	-	Reserved
	0x4000 0450-0x4000 07FF	1 KB	Reserved
	0x4000 0400-0x4000 044C		TIM3
	0x4000 0000-0x4000 03FF	-	Reserved

1. The address space marked as Reserved by AHB in the above table cannot be written, read is 0, and a hardfault is generated. The address space marked as Reserved by APB cannot be written, read back as 0, but no hardfault will be generated.
2. Not only supports 32 bits word access, but also supports halfword and byte access.
3. Not only supports 32 bits word access, but also supports halfword access.

5. Electrical characteristics

5.1. Parameter conditions

All voltages are referenced to V_{SS} unless otherwise specified.

5.1.1. Min and Max

Unless otherwise specified, the chip is screened by mass production testing at ambient temperature $T_A = 25^\circ\text{C}$ and $T_A = T_{A(\max)}$, guaranteed to reach the minimum value and maximum value under the worst ambient temperature, supply voltage and clock frequency conditions.

Based on electrical characterization results, design simulations, and/or process parameters noted below the table, not tested in production. Minimum and maximum values are referenced to sample testing and averaged plus or minus three times the standard deviation.

5.1.2. Typical value

Unless otherwise specified, typical data is based on $T_A = 25^\circ\text{C}$ and $V_{CC} = 3.3\text{ V}$. These data are for design guidance only and have not been tested.

Typical ADC accuracy values are obtained by sampling a standard batch, tested under all temperature ranges, and 95% of the chip error is less than or equal to the given value.

5.2. Absolute maximum ratings

If the applied voltage exceeds the absolute maximum value given in the table below, it may cause permanent damage to the chip. Only the strength ratings that can be tolerated are listed here, and it does not imply that the functional operation of the device is correct under these conditions. Operating under maximum conditions for a long time may affect the reliability of the chip.

Table 5-1 Voltage characteristics ⁽¹⁾

Symbol	Describe	Minimum	Maximum	Unit
V_{CC}	External mains power supply	-0.3	6.25	V
V_{IN}	Input voltage of other pins	-0.3	$V_{CC} + 0.3$	V

- Power supply V_{CC} and ground V_{SS} pins must always be connected to the external power supply within the allowable range.

Table 5-2 Current characteristics

Symbol	Describe	Maximum	Unit
I_{VCC}	Flowing into V_{CC} pin (supply current) ⁽¹⁾	100	mA
I_{VSS}	Total current flowing out of V_{SS} pin (outflow current) ⁽¹⁾	100	
$I_{IO(PIN)}$	Output sink current of COM IO	20	
	Source current for all IOs	- 20	

- Power supply V_{CC} and ground V_{SS} pins must always be connected to the external power supply within the allowable range.

Table 5-3 Temperature characteristics

Symbol	Describe	Condition	Value	Unit
T_{STG}	Storage temperature range		- 65 ~ + 150	°C
T_O	Range of operating temperature	x6 version	- 40 ~ + 85	°C
		x7 version	- 40 ~ + 105	

5.3. Operating conditions

5.3.1. General operating conditions

Table 5-4 General operating conditions

Symbol	Parameter	Condition	Minimum	Maximum	Unit
f_{HCLK}	Internal AHB clock frequency	-	0	32	MHz
f_{PCLK}	Internal APB Clock Frequency	-	0	32	MHz
V_{CC}	Standard operating voltage	x6 version	1.7	5.5	V
		x7 version	2.0	5.5	
V_{IN}	IO input voltage	-	-0.3	$V_{CC}+0.3$	V
T_A	Ambient temperature	x6 version	-40	85	°C
		x7 version	-40	105	
T_J	Junction temperature	x6 version	-40	90	°C
		x7 version	-40	110	

5.3.2. Power on and down operating conditions

Table 5-5 Power on and Power down Operating Conditions

Symbol	Parameter	Condition	Minimum	Maximum	Unit
t_{VCC}	V_{CC} rise time rate	-	0	∞	us/V
	V_{CC} fall time rate	-	20	∞	

5.3.3. Embedded reset and PVD module features

Table 5-6 Embedded Reset Module Features

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
$t_{RSTTEMPO}^{(1)}$	Reset time	-	-	4.0	7.5	ms
$V_{POR/PDR}$	POR/PDR reset threshold	rising edge	1.50 ⁽²⁾	1.60	1.70	V
		falling edge	1.45 ⁽¹⁾	1.55	1.65 ⁽²⁾	
V_{BOR1}	BOR threshold 1	rising edge	1.70 ⁽²⁾	1.80	1.90	V
		falling edge	1.60	1.70	1.80 ⁽²⁾	
V_{BOR2}	BOR threshold 2	rising edge	1.90 ⁽²⁾	2.00	2.10	V
		falling edge	1.80	1.90	2.00 ⁽²⁾	
V_{BOR3}	BOR threshold 3	rising edge	2.10 ⁽²⁾	2.20	2.30	V
		falling edge	2.00	2.10	2.20 ⁽²⁾	

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
V_{BOR4}	BOR threshold 4	rising edge	2.30 ⁽²⁾	2.40	2.50	V
		falling edge	2.20	2.30	2.40 ⁽²⁾	V
V_{BOR5}	BOR threshold 5	rising edge	2.50 ⁽²⁾	2.60	2.70	V
		falling edge	2.40	2.50	2.60 ⁽²⁾	V
V_{BOR6}	BOR threshold 6	rising edge	2.70 ⁽²⁾	2.80	2.90	V
		falling edge	2.60	2.70	2.80 ⁽²⁾	V
V_{BOR7}	BOR threshold 7	rising edge	2.90 ⁽²⁾	3.00	3.10	V
		falling edge	2.80	2.90	3.00 ⁽²⁾	V
V_{BOR8}	BOR threshold 8	rising edge	3.10 ⁽²⁾	3.20	3.30	V
		falling edge	3.00	3.10	3.20 ⁽²⁾	V
V_{PVD0}	PVD threshold 0	rising edge	1.70 ⁽²⁾	1.80	1.90	V
		falling edge	1.60	1.70	1.80 ⁽²⁾	V
V_{PVD1}	PVD Threshold 1	rising edge	1.90 ⁽²⁾	2.00	2.10	V
		falling edge	1.80	1.90	2.00 ⁽²⁾	V
V_{PVD2}	PVD Threshold 2	rising edge	2.10 ⁽²⁾	2.20	2.30	V
		falling edge	2.00	2.10	2.20 ⁽²⁾	V
V_{PVD3}	PVD Threshold 3	rising edge	2.30 ⁽²⁾	2.40	2.50	V
		falling edge	2.20	2.30	2.40 ⁽²⁾	V
V_{PVD4}	PVD Threshold 4	rising edge	2.50 ⁽²⁾	2.60	2.70	V
		falling edge	2.40	2.50	2.60 ⁽²⁾	V
V_{PVD5}	PVD threshold 5	rising edge	2.70 ⁽²⁾	2.80	2.90	V
		falling edge	2.60	2.70	2.80 ⁽²⁾	V
V_{PVD6}	PVD threshold 6	rising edge	2.90 ⁽²⁾	3.00	3.10	V
		falling edge	2.80	2.90	3.00 ⁽²⁾	V
V_{PVD7}	PVD threshold 7	rising edge	3.10 ⁽²⁾	3.20	3.30	V
		falling edge	3.00	3.10	3.20 ⁽²⁾	V
$V_{POR_PDR_hyst}^{(1)}$	POR / PDR hysteresis voltage	-	-	50	-	mV
$V_{PVD_BOR_hyst}^{(1)}$	PVD hysteresis voltage	-	-	100	-	mV
$I_{CC(PVD)}$	PVD power consumption	-	-	0.6	-	uA
$I_{CC(BOR)}$	BOR power consumption	-	-	0.6	-	uA

- Guaranteed by design, not tested in production.
- Data is based on assessment results and is not tested in production.

5.3.4. Operating current characteristics

Table 5-7 Run mode current

Symbol	Condition						Typical ⁽¹⁾	Maximum	Unit		
	System clock	Frequency	Code	Run	Peripheral clock	Flash sleep					
$I_{CC(run)}$	HSI	24 MHz	While(1)	Flash	ON	DISABLE	1.50	-	mA		
					OFF	DISABLE	0.90	-			
		16 MHz			ON	DISABLE	1.10	-			
		8 MHz			OFF	DISABLE	0.70	-			
					ON	DISABLE	0.70	-			

Symbol	Condition						Typical (¹)	Maximum	Unit		
	System clock	Frequency	Code	Run	Peripheral clock	Flash sleep					
I _{CC} (sleep)	LSI	4 MHz			OFF	DISABLE	0.50	-	uA		
					ON	DISABLE	0.50	-			
					OFF	DISABLE	0.35	-			
	LSI	32.768 kHz			ON	DISABLE	170	-			
					OFF	DISABLE	170	-			
		32.768 kHz			ON	ENABLE	95.0	-			
					OFF	ENABLE	95.0	-			

1. Data is based on assessment results and is not tested in production.

Table 5-8 Sleep mode current

Symbol	Condition				Typical (¹)	Maximum	Unit
	System clock	Frequency	Peripheral clock	Flash sleep			
I _{CC} (sleep)	HSI	24 MHz	ON	DISABLE	1.00	-	mA
			OFF	DISABLE	0.60	-	
		16 MHz	ON	DISABLE	0.75	-	
			OFF	DISABLE	0.50	-	
		8 MHz	ON	DISABLE	0.50	-	
			OFF	DISABLE	0.35	-	
	LSI	4 MHz	ON	DISABLE	0.40	-	
			OFF	DISABLE	0.35	-	
		32.768 kHz	ON	DISABLE	170	-	
			OFF	DISABLE	170	-	
		32.768 kHz	ON	ENABLE	95.0	-	
			OFF	ENABLE	96.0	-	

1. Data is based on assessment results and is not tested in production.

Table 5-9 Stop mode current

Symbol	Condition					Typical (¹)	Maximum	Unit
	V _{CC}	V _{DD}	MR/ LPR	LSI	Peripheral clock			
I _{CC} (stop)	V _{CC} =1.7 ~ 5.5 V	1.2 V	MR	-	-	70.0	-	uA
		1.2 V	LPR	ON	RTC+IWDG+LPTIM	6.00	-	
					IWDG	6.00	-	
					LPTIM	6.00	-	
					RTC	6.00	-	
		1.0 V	LPR	OFF	No	6.00	-	
				ON	RTC+IWDG+LPTIM	4.50	-	
					IWDG	4.50	-	
					LPTIM	4.50	-	

	Condition					Typical
			RTC		4.50			
	OFF	No	4.50	-				

1. Data is based on assessment results and is not tested in production.

5.3.5. Low power mode wake-up time

Table 5-10 Low power mode wake-up time

Symbol	Parameters ⁽¹⁾		Condition	Typical ⁽²⁾	maximum	Unit
$t_{WUSLEEP}$	Wake-up time from sleep		-	1.65	-	us
t_{WUSTOP}	Wake-up time from stop	Powered by MR	Execute program in Flash, HSI (24 Mhz) as system clock	3.5	-	us
		Powered by LPR	Execute program in Flash, HSI as system clock $V_{DD}=1.2\text{ V}$	6	-	
			$V_{DD}=1.0\text{ V}$	6	-	

1. The wake-up time is measured from the wake-up time until the first instruction is read by the user program.

2. Data is based on assessment results and is not tested in production.

5.3.6. External clock source characteristics

5.3.6.1. External high-speed clock

In the bypass mode of HSE (the HSEBYP of RCC_CR is set), when the high-speed start-up circuit in the chip stops working, the corresponding IO is used as a standard GPIO.




Figure 5-1 External high-speed clock timing diagram

Table 5-11 External high-speed clock features

Symbol	Parameters ⁽¹⁾	Minimum	Typical	Maximum	Unit
f_{HSE_ext}	User external clock frequency	1	8	32	MHz
V_{HSEH}	Input pin high level voltage	$0.7V_{CC}$	-	V_{CC}	V
V_{HSEL}	Input pin low level voltage	V_{SS}	-	$0.3V_{CC}$	
$t_{W(HSEH)}$ $t_{W(HSEL)}$	Enter high or low time	1.5	-	-	ns
$t_{r(HSE)}$ $t_{f(HSE)}$	Enter the rise/fall time	-	-	20	ns

1. Guaranteed by design, not tested in production.

5.3.6.2. External high-speed crystal

An external 4 ~ 32 MHz crystal/ceramic resonator. In the application, the crystal and load capacitors should be as close as possible to the pins to minimize output distortion and start-up settling time.

Table 5-12 External high-speed crystal characteristics

Symbol	Parameter	Condition ⁽¹⁾	Minimum ⁽²⁾	Typical	Maximum ⁽²⁾	Unit
f_{osc_IN}	Oscillation frequency	-	4	-	32	MHz
$I_{CC}^{(4)}$	HSE power consumption	During startup	-	-	5.5	mA
		$V_{CC}=3\text{ V}, R_m=30\Omega, C_L=10\text{ pF}@8\text{ MHz}$	-	0.58	-	
		$V_{CC}=3\text{ V}, R_m=45\Omega, C_L=10\text{ pF}@8\text{ MHz}$	-	0.59	-	
		$V_{CC}=3\text{ V}, R_m=30\Omega, C_L=5\text{ pF}@32\text{MHz}$	-	0.89	-	
		$V_{CC}=3\text{ V}, R_m=30\Omega, C_L=10\text{ pF}@32\text{ MHz}$	-	1.10	-	
		$V_{CC}=3\text{ V}, R_m=30\Omega, C_L=20\text{ pF}@32\text{ MHz}$	-	1.90	-	
$t_{SU(HSE)}$ (3)(4)	Start Time	$f_{osc_IN}=32\text{ MHz}$	-	3	-	ms
		$f_{osc_IN}=4\text{ MHz}$	-	15	-	

1. Crystal/ceramic resonator characteristics are based on the manufacturer datasheet.
2. Guaranteed by design, not tested in production.
3. $t_{SU(HSE)}$ is the start-up time from enable (by software) to the clock oscillation reaches stability, measured for a standard crystal/resonator, which can vary greatly from one crystal/resonator to another .
4. Data is based on assessment results and is not tested in production.

5.3.7. Internal high frequency clock source HSI characteristics

Table 5-13 Internal high frequency clock source characteristics

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
f_{HSI}	HSI frequency	$T_A=25^\circ\text{C}, V_{CC}=3.3\text{ V}$	23.83 ⁽²⁾	24	24.17 ⁽²⁾	MHz
			21.97 ⁽²⁾	22.12	22.27 ⁽²⁾	
			15.89 ⁽²⁾	16	16.11 ⁽²⁾	
			7.94 ⁽²⁾	8	8.06 ⁽²⁾	
			3.97 ⁽²⁾	4	4.03 ⁽²⁾	
$\Delta_{Temp(HSI)}$	HSI frequency temperature drift	$T_A=0 \sim 85^\circ\text{C}$ $V_{CC}=1.7 \sim 5.5\text{ V}$	-2 ⁽²⁾	-	2 ⁽²⁾	%
		$T_A=-40 \sim 85^\circ\text{C}$ $V_{CC}=1.7 \sim 5.5\text{ V}$	-4 ⁽²⁾	-	2 ⁽²⁾	
		$T_A=-40 \sim 85^\circ\text{C}$ $V_{CC}=2.0 \sim 5.5\text{ V}$	-3 ⁽²⁾	-	2 ⁽²⁾	
		$T_A=-40 \sim 105^\circ\text{C}$ $V_{CC}=2.0 \sim 5.5\text{ V}$	-4 ⁽²⁾	-	2.5 ⁽²⁾	
$f_{TRIM}^{(1)}$	HSI fine-tuning accuracy	-	-	0.1	-	%
$D_{HSI}^{(1)}$	Duty cycle	-	45 ⁽¹⁾		55 ⁽¹⁾	%

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
$t_{\text{Stab(HSI)}}$	HSI stabilization time	-	-	2	4 ⁽¹⁾	us
$I_{\text{CC(HSI)}}^{(2)}$	HSI power consumption	4 MHz	-	100	-	uA
		8 MHz	-	105	-	
		16 MHz	-	150	-	
		22.12 MHz, 24 MHz	-	180	-	

- Guaranteed by design, not tested in production.
- Data is based on assessment results and is not tested in production.

5.3.8. Internal low frequency clock source LSI characteristics

Table 5-14 Internal low frequency clock characteristics

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
f_{LSI}	LSI frequency	$T_A=25^{\circ}\text{C}, V_{\text{CC}}=3.3\text{V}$	-3	-	+3	%
$\Delta_{\text{Temp(LSI)}}$	LSI frequency temperature drift	$T_A=0 \sim 85^{\circ}\text{C}$	-10 ⁽²⁾	-	10 ⁽²⁾	%
		$T_A=-40 \sim 105^{\circ}\text{C}$	-20 ⁽²⁾	-	20 ⁽²⁾	
$f_{\text{TRIM}}^{(1)}$	LSI fine-tuning accuracy	-	-	0.2	-	%
$t_{\text{Stab(LSI)}}^{(1)}$	LSI stabilization time	-	-	150	-	us
$I_{\text{CC(LSI)}}^{(1)}$	LSI power consumption	-	-	210	-	nA

- Guaranteed by design, not tested in production.
- Data is based on assessment results and is not tested in production.

5.3.9. Memory characteristics

Table 5-15 Memory characteristics

Symbol	Parameter	Condition	Typical	Maximum ⁽¹⁾	Unit
t_{prog}	Page program	-	1.0	1.5	ms
t_{ERASE}	Page/sector/mass erase	-	3.0	4.5	ms
I_{CC}	Page program	-	2.1	2.9	mA
	Page/sector/mass erase	-	2.1	2.9	

- Guaranteed by design, not tested in production.

Table 5-16 Memory erase times and data retention

Symbol	Parameter	Condition	Minimum ⁽¹⁾	Unit
N_{END}	Erase and write times	$T_A = -40 \sim 105^{\circ}\text{C}$	100	kcycle
		$T_A = 85 \sim 105^{\circ}\text{C}$	10	
t_{RET}	Data retention period	10 kcycle $T_A = 55^{\circ}\text{C}$	20	Year

- Data is based on assessment results and is not tested in production.

5.3.10. EFT characteristics

Table 5-17 EFT characteristics

Symbol	Parameter	Condition	Grade	Typical	Unit
EFT to Power	-	IEC61000-4-4	A	4	kV

5.3.11. ESD & LU Characteristics

Table 5-18 ESD & LU characteristics

Symbol	Parameter	Condition	Typical	Unit
$V_{ESD(HBM)}$	Static Discharge Voltage (human body model)	ESDA/JEDEC JS-001-2017	6	kV
$V_{ESD(CDM)}$	Static Discharge Voltage (charging equipment model)	ESDA/JEDEC JS-002-2018	1	kV
LU	Static Latch-Up	JESD78E	200	mA

5.3.12. Port characteristics

Table 5-19 IO static characteristics

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
V_{IH}	Input high level voltage	$T_A = -40 \sim 105^\circ C$	$0.7V_{CC}$	-	-	V
V_{IL}	Input low level voltage	$T_A = -40 \sim 105^\circ C$	-	-	$0.3V_{CC}$	V
$V_{hys}^{(1)}$	Schmitt hysteresis voltage	-	-	200	-	mV
I_{Ikg}	Input leakage current	-	-	-	1	uA
R_{PU}	Pull-up resistor	-	30	50	70	k \square
R_{PD}	Pull-down resistor	-	30	50	70	k \square
$C_{IO}^{(1)}$	Pin capacitance	-	-	5	-	pF

1. Guaranteed by design, not tested in production.

Table 5-20 Output Voltage Characteristics

symbol	Parameters ⁽¹⁾	condition	Minimum	Maximum	unit
V_{OL}	COM IO output low level	$I_{OL} = 8 \text{ mA}, V_{CC} \geq 2.7 \text{ V}$	-	0.4	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = 1.8 \text{ V}$	-	0.5	
V_{OH}	COM IO output high level	$I_{OH} = 8 \text{ mA}, V_{CC} \geq 2.7 \text{ V}$	$V_{CC}-0.4$	-	V
		$I_{OH} = 4 \text{ mA}, V_{CC} = 1.8 \text{ V}$	$V_{CC}-0.5$	-	

1. IO types can refer to the terms and symbols defined by the pins.

5.3.13. NRST pin characteristics

Table 5-21 NRST pin characteristics

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
V_{IH}	Input high level voltage	$T_A = -40 \sim 105^\circ C$	$0.7V_{CC}$	-	-	V
V_{IL}	Input low level voltage	$T_A = -40 \sim 105^\circ C$	-	-	$0.2V_{CC}$	V
$V_{hys}^{(1)}$	Schmitt hysteresis voltage	-	-	300	-	mV
I_{Ikg}	Input leakage current	-	-	-	1	uA
$R_{PU}^{(1)}$	Pull-up resistor	-	30	50	70	k \square
$R_{PD}^{(1)}$	Pull-down resistor	-	30	50	70	k \square
C_{IO}	Pin capacitance	-	-	5	-	pF

1. Guaranteed by design, not tested in production.

5.3.14. ADC characteristics

Table 5-22 ADC characteristics

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
V_{CC}	Analog supply voltage for ADC ON	x6 version	1.7	-	5.5	V
		x7 version	2.0	-	5.5	
I_{CC}	Power consumption	@0.75 MSPS	-	1.0	-	mA
$C_{IN}^{(1)}$	Internal sample and hold capacitors		-	5	-	pF
f_{ADC}	Convert clock frequency	$V_{CC}=1.7 \sim 2.3$ V	1	4	6 ⁽²⁾	MHz
		$V_{CC}=2.3 \sim 5.5$ V	1	8	12 ⁽²⁾	MHz
$t_{samp}^{(1)}$	Sampling time	$V_{CC}=1.7 \sim 5.5$ V	3.5	-	239.5	$1/f_{ADC}$
$t_{samp_setup}^{(1)}$	Sampling build-up time for V_{REFINT}	$f_{ADC}=12$ MHz	20	-	-	μs
$t_{conv}^{(1)}$	Total conversion time	-	-	12	-	$1/f_{ADC}$
$t_{eoc}^{(1)}$	Conversion end time	-	-	0.5	-	$1/f_{ADC}$
DNL ⁽²⁾	Differential linearity error	-	-	± 2	-	LSB
INL ⁽²⁾	Integral linearity error	-	-	± 3	-	LSB
Offset ⁽²⁾	Offset error	-	-	± 2	-	LSB

- Guaranteed by design, not tested in production.
- Data is based on assessment results and is not tested in production.

5.3.15. Comparator characteristics

Table 5-23 Comparator characteristics ⁽¹⁾

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit	
V_{IN}	Input voltage range	-	0	-	V_{CC}	V	
V_{BG}	Scale input voltage	-		V_{REFINT}			
V_{SC}	Scaler offset voltage	-	-	± 5	± 10	mV	
$I_{CC(SCALER)}$	Scaler static consumption	-	-	0.8	1	uA	
t_{START_SCALER}	Scaler startup time	-	-	100	200	us	
t_{START}	Startup time to reach propagation delay specification	High-speed mode	-	-	5	us	
		Medium-speed mode	-	-	15		
t_D	Propagation delay	High-speed mode	200 mV step; 100 mV overdrive	-	40	70	ns
			>200 mV step; 100 mV over-drive	-	-	85	us
		Medium-speed mode	200 mV step; 100 mV overdrive	-	0.9	2.3	us
			>200 mV step; 100 mV over-drive	-	-	3.4	ns
V_{offset}	Offset error	-	-	± 5	-	mV	
V_{hys}	Hysteresis	No hysteresis	-	0	-	mV	
		With hysteresis	-	20	-		

Symbol	Parameter	Condition	Minimum	Typical	Maximum	Unit
I_{CC}	Consumption	High-speed mode; No deglitcher	Static	-	250	-
		With 50 kHz and ± 100 mV overdrive square signal	-	250	-	uA
	With deglitcher	Medium-speed mode	Static	-	7	-
		With deglitcher	With 50 kHz and ± 100 mV overdrive square signal	-	8	-

1. Guaranteed by design, not tested in production.

5.3.16. Temperature sensor characteristics

Table 5-24 Temperature sensor characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Unit
$T_L^{(1)}$	V_{TS} linearity with temperature	-	± 1	± 2	°C
Avg_Slope ⁽¹⁾	Average slope	2.3	2.5	2.7	mV/°C
V_{30}	Voltage at 30 °C(± 5 °C)	0.742	0.76	0.785	V
$t_{START}^{(1)}$	Start-up time entering in continuous mode	-	70	120	us
$t_{S_temp}^{(1)}$	ADC sampling time when reading the temperature	20	-	-	us

1. Guaranteed by design, not tested in production.

5.3.17. Internal reference voltage characteristics

Table 5-25 Internal reference voltage characteristics

Symbol	Parameter	Minimum	Typical	Maximum	Unit
V_{REFINT}	Internal reference voltage	1.17	1.2	1.23	V
$t_{start_vrefint}$	Start time of internal reference voltage	-	10	15	us
T_{coeff}	Temperature coefficient	-	-	100 ⁽¹⁾	ppm/°C
I_{VCC}	Current consumption from V_{CC}	-	12	20	uA

5.3.18. Timer characteristics

Table 5-26 Timer characteristics

Symbol	Parameter	Condition	Minimum	Maximum	Unit
$t_{res(TIM)}$	Timer resolution time	-	1	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 32$ MHz	20.833	-	ns
f_{EXT}	Timer external clock frequency on CH1 to CH4	-	-	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 32$ MHz	-	24	
Res_{TIM}	Timer resolution	TIM1/3/14/16/17	-	16	Bit
$t_{COUNTER}$	16-bit counter clock period	-	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 32$ MHz	0.020833	1365	us

Table 5-27LPTIM characteristics (clock selection LSI)

Prescaler	PRESC[2:0]	Minimum overflow	Maximum overflow	Unit
/1	0	0.0305	1998.848	ms
/2	1	0.0610	3997.696	
/4	2	0.1221	8001.9456	
/8	3	0.2441	15997.3376	
/16	4	0.4883	32001.2288	
/32	5	0.9766	64002.4576	
/64	6	1.9531	127998.3616	
/128	7	3.9063	256003.2768	

Table 5-28IWDG characteristics (clock selection LSI)

Prescaler	PR[2:0]	Minimum overflow	Maximum overflow	Unit
/4	0	0.122	499.712	ms
/8	1	0.244	999.424	
/16	2	0.488	1998.848	
/32	3	0.976	3997.696	
/64	4	1.952	7995.392	
/128	5	3.904	15990.784	
/256	6 or 7	7.808	31981.568	

Table 5-29 WWDG characteristics (clock select 32 MHz PCLK)

Prescaler	WDGTB[1:0]	Minimum overflow	Maximum overflow value	Unit
1*4096	0	0.085	5.461	ms
2*4096	1	0.171	10.923	
4*4096	2	0.341	21.845	
8*4096	3	0.683	43.691	

5.3.19. Communication port characteristics

5.3.19.1. I²C bus interface features

I²C interface meets the requirements of the I²C -bus specification and user manual :

- Standard-mode(Sm): 100 kbit/s
- Fast-mode(Fm): 400 kbit/s

Table 5-30 I²C filter characteristics

Symbol	Parameter	Minimum	Maximum	Unit
t _{AF}	Limiting duration of spikes suppressed by the filter (Spikes shorter than the limiting duration are suppressed)	50	260	ns

5.3.19.2. Serial Peripheral Interface SPI Characteristics

Table 5-31 SPI characteristics

Symbol	Parameter	Condition	Minimum	Maximum	Unit
f_{SCK} $1/t_{c(SCK)}$	SPI clock frequency	Master mode	-	12	MHz
		Slave mode	-	12	
$t_{r(SCK)}$ $t_{f(SCK)}$	SPI clock rise and fall time	Capacitive load: C=15 pF	-	6	ns
$t_{su(NSS)}$	NSS setup time	Slave mode	$4 t_{pclk}$	-	ns
$t_{h(NSS)}$	NSS hold time	Slave mode	$2 t_{pclk} + 10$	-	ns
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode,presc = 4	$t_{pclk} * 2 - 2$	$t_{pclk} * 2 + 1$	ns
$t_{su(MI)}$ $t_{su(SI)}$	Data input setup time	Master mode,presc = 4	$t_{pclk} + 5^{(1)}$	-	ns
		Slave mode, presc = 4	5	-	
$t_{h(MI)}$	Data input hold time	Master mode	5	-	ns
$t_{h(SI)}$		Slave mode	$t_{pclk} + 5$	-	
$t_{a(SO)}$	Data output access time	Slave mode, presc = 4	0	$3 t_{pclk}$	ns
$t_{dis(SO)}$	Data output disable time	Slave mode	$2 t_{pclk} + 5$	$4 t_{pclk} + 5$	ns
$t_{v(SO)}$	Data output valid time	Slave mode (after enable edge), presc = 4	0	$1.5 t_{pclk}^{(2)}$	ns
$t_{v(MO)}$	Data output valid time	Master mode (after enable edge)	-	6	ns
$t_{h(SO)}$	Data output hold time	Slave mode, presc = 4	$0^{(3)}$	-	ns
$t_{h(MO)}$		Master mode	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	45	55	%

1. The Master generates 1 pclk to receive control signal before the receive edge.
2. Slave has a maximum of 1 pclk based on the sending edge of SCK delay, considering IO delay, etc., define 1.5 pclk.
3. In the case that the SCK duty cycle sent by the Master is wide between the receiving edge and the sending edge, the Slave updates the data before the sending edge.




Figure 5-2 SPI timing diagram – Slave mode and CPHA=0




Figure 5-3 SPI timing diagram – Slave mode and CPHA=1






Figure 5-4 SPI timing diagram – Master mode

6. Package information


6.1. QFN20 package size




6.2. TSSOP20 package size




6.3. SOP20 package size



6.4. SOP16 package size



6.5. MSOP10 package size




TITLE
Puya MSOP10 POD


DRAWING NO.
QRPD-0049

REV
1.0


6.6. SOP8 package size



6.7. DFN8(3*2) package size



7. Ordering information



8. Version history

Version	Date	Description
V1.0	2022-01-14	Initial version
V1.1	2022-01-18	1. Updated Table 2-1 2. Updated Table 6-15
V1.2	2022-01-24	1. Updated parameters in Table 6-30
V1.3	2023-01-24	1. Updated the format
V1.4	2024-02-06	1. Add SOP20/SOP16/MSOP10/DFN8(3*2) /SOP8 packages
V1.5	2024-02-23	1. Add PY32F003F16U6-E(QFN20 package)
V1.6	2024-03-13	1. Add PY32F003F16P6-E/PY32F003F18U7-E
V1.7	2024-05-16	1. Add PY32F003F68P7-E (TSSOP20 package)
V1.8	2024-08-04	1. Add QFN20 Pinout1 – E 2.Update Table 5-11 External high-speed clock features / Table 5-22 ADC characteristics/ Table 5-23 Comparator characteristics
V1.9	2024-10-09	Add PY32F003L16S7 (SOP8 package)
V1.10	2024-12-25	1.Add PY32F003W18S7-E (SOP16 package) 2.Delete PY32F003L26D6 3.Update Table 5-4 Internal low frequency clock characteristics 4. Delete Table 5-30 Minimum I2C CLK frequency
V2.7	2025.04.16	1. Consist with the Chinese version No. 2. Add PY32F003L18S6-E 3. Update $t_{\text{ samp_setup}}$



Puya Semiconductor Co., Ltd.

IMPORTANT NOTICE

Puya reserve the right to make changes, corrections, enhancements, modifications to Puya products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information of Puya products before placing orders.

Puya products are sold pursuant to terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice and use of Puya products. Puya does not provide service support and assumes no responsibility when products that are used on its own or designated third party products.

Puya hereby disclaims any license to any intellectual property rights, express or implied.

Resale of Puya products with provisions inconsistent with the information set forth herein shall void any warranty granted by Puya.

Any with Puya or Puya logo are trademarks of Puya. All other product or service names are the property of their respective owners.

The information in this document supersedes and replaces the information in the previous version.